IP Library Granted Patent US 7,359,170
Granted Patent B2
US 7,359,170 · App. 10/972,102 · Granted Apr 15, 2008

RF circuit electrostatic discharge protection

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,359,170
App. No.
10/972,102
Granted
Apr 15, 2008
Kind
B2
Abstract

A padring formed on a semi conductive substrate die provides Electro Static Discharge (ESD) protection for a Radio Frequency (RF) circuit also formed on the semi conductive substrate die. The padring includes a voltage supply rail, a ground rail, a plurality of signal pad structures, and a plurality of voltage clamps. The plurality of signal pad structures are disposed between the voltage supply rail and the ground rail. Each signal pad structure includes a signal pad that couples to the RF circuit, a voltage supply path diode disposed between and coupled between the signal pad and the voltage supply rail, and a ground path diode disposed between and coupled between the signal pad and the voltage supply rail. The plurality of voltage clamps are disposed between and coupled between the voltage supply rail and the ground rail.

Claims (15)

1. A padring formed on a semi conductive substrate die to provide Electro Static Discharge (ESD) protection for a Radio Frequency (RF) circuit also formed on the semi conductive substrate die, the padring comprising:

a voltage supply rail disposed on an outer perimeter of the semi conductive substrate die and bordering around the RF circuit;

a ground rail disposed on an inner perimeter of the semi conductive substrate die and also bordering around the RF circuit, the ground rail residing substantially parallel to the voltage supply rail;

a plurality of signal pad structures disposed between the voltage supply rail and the ground rail, each signal pad structure comprising:

a signal pad disposed between the voltage supply rail and the ground rail, in which the signal pad couples to the RF circuit;

a voltage supply path diode disposed between and coupled to the signal pad and the voltage supply rail; and

a ground path diode disposed between and coupled to the signal pad and the ground rail; and

a plurality of voltage clamps disposed between and coupled to the voltage supply rail and the ground rail and disposed adjacent to respective signal pad structure on the semi conductive substrate die, wherein the voltage clamps, voltage supply rail, ground rail and the signal pad structures are formed at a periphery of the semi conductive substrate die and on a border of the RF circuit.

2. The padring of claim 1 , wherein at least one of the ground path diode and the voltage supply path diode comprises an NDIO diode having an N+ contact formed in P type well.

3. The padring of claim 1 , wherein at least one of the ground path diode and the voltage supply path diode comprises an NDIO diode having an N+ contact formed in P type substrate.

4. The padring of claim 1 , wherein at least one of the ground path diode and the voltage supply path diode comprises an PDIO diode having an P+ contact formed in N type well.

5. The padring of claim 1 , wherein each voltage clamp comprises a plurality of transistors coupled between the voltage supply rail and the ground rail.

6. The padring of claim 5 , wherein the plurality of transistors comprise a plurality of NMOS transistors.

7. The padring of claim 1 , wherein the voltage supply path diode and the ground path diode are selected to meet a predetermined parasitic capacitance budget at the signal pad.

8. The padring of claim 7 , wherein the voltage supply path diode and the ground path diode are further selected to meet a maximum conductive resistance budget.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE ERROR IN RECORDING THE MERGER PREVIOUSLY RECORDED AT REEL: 047357 FRAME: 0302. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 22, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048674/0834 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER PREVIOUSLY RECORDED ON REEL 047195 FRAME 0658. ASSIGNOR(S) HEREBY CONFIRMS THE THE EFFECTIVE DATE IS 09/05/2018. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047357/0302 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047195/0658 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 22, 2004
From: BEHZAD, ARYA REZA; WOO, AGNES NEVES; FONG, VICTOR
To: BROADCOM CORPORATION
Reel/Frame 015927/0781 →