IP Library Granted Patent US 7,291,535
Granted Patent B2
US 7,291,535 · App. 11/000,209 · Granted Nov 6, 2007

Method and apparatus for fabricating semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,291,535
App. No.
11/000,209
Granted
Nov 6, 2007
Kind
B2
Abstract

A method for fabricating a semiconductor device includes the steps of: forming a semiconductor region of a first conductive type on a semiconductor wafer; forming a gate electrode on the semiconductor region; on the semiconductor region, forming a first insulating film over the whole surface including the upper surface of the gate electrode; by removing the formed first insulating film through etching from the top surface side, forming first sidewalls, covering the side surfaces of the gate electrode, from the first insulating film; and by implanting first impurity ions of a second conductive type to the semiconductor region by using an ion implantation device capable of processing a plurality of semiconductor wafers collectively, forming first impurity diffusion regions on both sides of the gate electrode in the semiconductor region. In the step of forming the first impurity diffusion regions, implantation of the first impurity ions are dividedly performed a plurality of times, and the semiconductor wafer is rotated in its wafer surface for each ion implantation.

Claims (20)

1. A method for fabricating a semiconductor device, comprising the steps of:

forming a semiconductor region of a first conductive type on a semiconductor wafer;

forming a gate electrode on the semiconductor region;

forming a first insulating film over a whole surface including an upper surface of the gate electrode, on the semiconductor region;

by removing the first insulating film through etching from an upper surface side, forming first sidewalls, covering side surfaces of the gate electrode, from the first insulating film; and

by implanting first impurity ions of a second conductive type to the semiconductor region by using an ion implantation device capable of processing a plurality of semiconductor wafers simultaneously, forming first impurity diffusion regions on both sides of the gate electrode in the semiconductor region,

wherein in the step of forming the first impurity diffusion regions, implantation of the first impurity ions are dividedly performed a plurality of times, and the semiconductor wafer is rotated about a center axis of the semiconductor wafer for each ion implantation by using a wafer rotator.

2. The method for fabricating a semiconductor device of claim 1 , wherein the number of times of the first impurity ion implantations are multiples of 2.

3. The method for fabricating a semiconductor device of claim 2 , wherein when implanting the first impurity ions dividedly a plurality of times, the semiconductor wafer is rotated by 180×n° (provided that n is a natural number).

4. The method for fabricating a semiconductor device of claim 1 , wherein the number of times of the first impurity ion implantations is a multiple of 4.

5. The method for fabricating a semiconductor device of claim 4 , wherein when implanting the first impurity ions dividedly a plurality of times, the semiconductor wafer is rotated by 90×n° (provided that n is a natural number).

6. The method for fabricating a semiconductor device of claim 1 , wherein in the step of forming the first impurity diffusion regions, the first impurity ions are implanted such that an angle defined by a direction of implanting the first impurity ions and a vertical direction of a main surface of the semiconductor wafer is in a range of 0° to 10°.

7. The method for fabricating a semiconductor device of claim 1 , wherein in the step of forming the first insulating film, a thickness of a portion, formed on the semiconductor region, of the first insulating film is set to be 5 nm or more.

8. The method for fabricating a semiconductor device of claim 1 , furthercomprising the steps of:

after the step of forming the first impurity diffusion regions, forming a second insulating film over a whole surface including upper surfaces of the gate electrode and the first sidewalls, on the semiconductor regions;

by removing the second insulating film through etching from an upper surface side, forming second sidewalls, covering the first sidewalls, from the second insulating film; and

by implanting second impurity ions of a second conductive type to the semiconductor region, forming second impurity diffusion regions on both sides of the gate electrode in the semiconductor region so as to be positioned outside the first impurity diffusion regions.

9. The method for fabricating a semiconductor device of claim 8 , further comprising the step of:

between the step of forming the first impurity diffusion regions and the step of forming the second insulating film, forming third impurity diffusion regions so as to cover bottoms of the first impurity diffusion regions by implanting third impurity ions of the first conductive type to the semiconductor region.

10. The method for fabricating a semiconductor device of claim 1 , wherein the wafer rotator is configured to be movable vertically on the upper side of a wafer holder holding a backside of the semiconductor wafer, thereby implanting the first impurity ions such that a direction of implanting the first impurity ions becomes vertical to a main surface of the semiconductor wafer.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Oct 26, 2020
From: JEFFERIES FINANCE LLC
To: RPX CORPORATION
Reel/Frame 054486/0422 →
SECURITY INTEREST Recorded Jun 29, 2018
From: RPX CORPORATION
To: JEFFERIES FINANCE LLC
Reel/Frame 046486/0433 →
RELEASE (REEL 038041 / FRAME 0001) Recorded Jan 2, 2018
From: JPMORGAN CHASE BANK, N.A.
To: RPX CORPORATION; RPX CLEARINGHOUSE LLC
Reel/Frame 044970/0030 →
SECURITY AGREEMENT Recorded Mar 9, 2016
From: RPX CORPORATION; RPX CLEARINGHOUSE LLC
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 038041/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 5, 2014
From: PANASONIC CORPORATION (FORMERLY KNOWN AS MATSUSHITA ELECTRIC INDUSTRIAL, CO., LTD.)
To: RPX CORPORATION
Reel/Frame 032826/0585 →
CHANGE OF NAME Recorded Jan 10, 2014
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 031961/0079 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 1, 2004
From: NIWAYAMA, MASAHIKO; YONEDA, KENJI; TAKAHASHI, KAZUMA
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Reel/Frame 016041/0314 →