IP Library Granted Patent US 7,123,109
Granted Patent B2
US 7,123,109 · App. 11/013,059 · Granted Oct 17, 2006

Crystal oscillator with variable bias generator and variable loop filter

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,123,109
App. No.
11/013,059
Granted
Oct 17, 2006
Kind
B2
Abstract

An oscillator circuit may be operated in a high power mode or a reduced power mode. The high power mode provides fast start-up of the oscillator circuit.

Claims (42)

1. An oscillator circuit comprising:

a bias current generator with a selectable current;

a loop filter with a variable time constant to influence an oscillation amplitude; and

a control circuit coupled to influence operation of the bias current generator and the loop filter.

2. The oscillator circuit of claim 1 wherein the loop filter includes a capacitor and a transistor to provide a resistance.

3. The oscillator circuit of claim 2 wherein the transistor includes a gate node coupled to vary the resistance of the transistor.

4. The oscillator circuit of claim 1 wherein the control circuit includes a counter to measure an amount of time since the oscillator circuit started.

5. The oscillator circuit of claim 4 wherein the counter is coupled to change the variable time constant when the amount of time has elapsed.

6. The oscillator circuit of claim 1 wherein the control circuit includes an amplitude detector to detect the oscillation amplitude.

7. The oscillator circuit of claim 1 wherein the bias current generator includes a variable resistor.

8. The oscillator circuit of claim 7 wherein the amplitude detector includes circuitry to modify the variable resistor when the oscillation amplitude reaches a threshold.

9. An integrated circuit comprising:

two electrical contacts to be coupled to a crystal;

a gain device to amplify oscillations from the crystal;

a control mechanism to operate the gain device in a start-up mode upon a starting event, and to operate the gain device in an operating mode after an operating condition is met; and

a bias current generator having a variable bias resistor, wherein the variable bias resistor is influenced by the control mechanism.

10. The integrated circuit of claim 9 wherein the operating condition is a time of operation.

11. The integrated circuit of claim 10 wherein the control mechanism comprises a counter.

12. The integrated circuit of claim 9 wherein the operating condition is oscillation amplitude.

13. The integrated circuit of claim 12 wherein the control mechanism comprises an amplitude detector.

14. The integrated circuit of claim 9 wherein the start-up mode is a higher power mode than the operating mode.

15. An integrated circuit comprising:

two electrical contacts to be coupled to a crystal;

a gain device to amplify oscillations from the crystal;

a control mechanism to operate the gain device in a start-up mode upon a starting event, and to operate the gain device in an operating mode after an operating condition is met; and

a loop filter having a variable time constant, wherein the variable time constant is influenced by the control mechanism.

16. The integrated circuit of claim 15 wherein the loop filter includes a circuit element having a variable resistance influenced by the control mechanism.

17. The integrated circuit of claim 16 wherein the circuit element comprises a transistor.

18. The integrated circuit of claim 15 wherein the loop filter includes a circuit element having a variable capacitance influenced by the control mechanism.

19. A method comprising:

starting a crystal oscillator circuit in a high power mode to provide a fast start, wherein starting the crystal oscillator in a high power mode includes reducing a time constant of a loop filter;

determining that the crystal oscillator circuit has started; and

running the crystal oscillator in a low power mode to save power, wherein running the crystal oscillator in a low power mode includes increasing the time constant of the loop filter.

20. The method of claim 19 wherein starting comprises providing a large current to a gain device coupled to a crystal.

21. The method of claim 19 wherein determining that the crystal oscillator circuit has started comprises measuring a number of oscillations of the crystal oscillator circuit.

22. The method of claim 19 wherein determining that the crystal oscillator circuit has started comprises measuring an amplitude of oscillations.

23. An electronic system comprising:

an antenna;

a receiver coupled to the antenna; and

a system on a chip coupled to the receiver, wherein the system on a chip includes a crystal oscillator circuit having a gain device to amplify oscillations from a crystal, and a control mechanism to operate the gain device in a start-up mode upon a starting event, and to operate the gain device in an operating mode after an operating condition is met, and also including a bias current generator having a variable bias resistor, wherein the variable bias resistor is influenced by the control mechanism.

24. The integrated circuit of claim 23 wherein the control mechanism comprises a counter.

25. The electronic system of claim 23 wherein the control mechanism comprises an amplitude detector.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 15, 2006
From: INTEL CORPORATION
To: MARVELL INTERNATIONAL LTD.
Reel/Frame 018515/0817 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 7, 2005
From: STEVENSON, PAUL E.; TOURVILLE, JON E.; PIHLSTROM, NATHAN L.
To: INTEL CORPORATION
Reel/Frame 016024/0112 →