IP Library Granted Patent US 7,187,001
Granted Patent B2
US 7,187,001 · App. 11/019,457 · Granted Mar 6, 2007

Organic light emitting display with circuit measuring pad and method of fabricating the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,187,001
App. No.
11/019,457
Granted
Mar 6, 2007
Kind
B2
Abstract

An organic light emitting display and method of fabricating the same are disclosed. The light emitting display includes: a substrate having a display region and a circuit measuring pad region; source and drain electrodes arranged above the display region and a first conductive layer arranged above the circuit measuring pad region on the same layer as the source and drain electrodes; a first insulating layer on the source and drain electrodes and the first conductive layer; first and second via holes formed in the first insulating layer, the first via hole exposing the source or drain electrode, the second via hole exposing the first conductive layer; a pixel electrode contacting the source or drain electrode through the first via hole, and a second conductive layer contacting the first conductive layer through the second via hole; and a pixel defining layer which exposes the pixel electrode and formed on the second conductive layer.

Claims (15)

1. An organic light emitting display comprising:

a substrate having a display region and a circuit measuring pad region;

source and drain electrodes arranged above the display region, and a first conductive layer arranged above the circuit measuring pad region on the same layer as the source and drain electrodes;

a first insulating layer arranged on the source and drain electrodes and the first conductive layer;

first and second via holes formed in the first insulating layer, the first via hole exposing the source or drain electrode, the second via hole exposing the first conductive layer;

a pixel electrode contacting the source or drain electrode through the first via hole, and a second conductive layer contacting the first conductive layer through the second via hole; and

a pixel defining layer which exposes the pixel electrode and formed on the second conductive layer.

2. The display of claim 1 , wherein the second conductive layer has a thickness in a range of 100 to 1,000 Å.

3. The display of claim 1 , wherein the pixel defining layer has a thickness of 3,000 Å or less.

4. The display of claim 1 , wherein the second via hole has a taper angle of 50° or less.

5. The display of claim 1 , wherein an edge of the first conducive layer has a taper angle of 50° or less.

6. The display of claim 1 , wherein the first insulating layer is a passivation layer.

7. The display of claim 6 , wherein the first insulating layer further includes a planarization layer arranged on the passivation layer.

8. The display of claim 7 , wherein the second via hole has a taper angle of 50° or less.

9. The display of claim 7 , wherein the planarization layer includes an opening which exposes the circuit measuring pad region, and the second via hole is arranged in the passivation layer.

Assignments (3)
MERGER Recorded Aug 29, 2012
From: SAMSUNG MOBILE DISPLAY CO., LTD.
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 028868/0387 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2008
From: SAMSUNG SDI CO., LTD.
To: SAMSUNG MOBILE DISPLAY CO., LTD.
Reel/Frame 022024/0026 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 4, 2005
From: KIM, MU-HYUN; KIM, KEUM-NAM
To: SAMSUNG SDI CO., LTD.
Reel/Frame 016425/0322 →