IP Library › Granted Patent US 7,307,587
Granted Patent B2
US 7,307,587 · App. 11/020,600 · Granted Dec 11, 2007

High-gain radiating element structure using multilayered metallic disk array

Assignee: Electronics and Telecommunications Research Institute
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,307,587
App. No.
11/020,600
Filed
Dec 21, 2004
Granted
Dec 11, 2007
Kind
B2
Art Unit
2821
USPC
343/700MS
Abstract

Provided are a microstrip stack patch antenna using multilayered metallic disk array and a planar array antenna using the same. The microstrip stack patch antenna of the present research concentrates beam patterns and acquires a high gain characteristic by finitely depositing metallic disks in a bore-sight on a conventional microstrip stack patch radiator. The microstrip stack patch antenna includes: a microstrip stack patch directly connected to the feed line; and a mask conductor layer for improving side lobe and gain characteristics, the mask conductor being formed on the microstrip stack patch.

Claims (34)

1. A microstrip stack patch antenna, comprising:

a microstrip stack patch including a feed line and a patch connected to the feed line electrically;

a mask conductor layer for improving side lobe and gain characteristics, the mask conductor layer being formed on the microstrip stack patch and including a mask conductor having an opening in the center;

a stack conductor layer including a dielectric layer formed on the mask conductor layer and a plurality of conductors formed on the dielectric layer; and

wherein the opening has a diameter of approximately one operating wavelength (λ 0 ), and the plurality of conductors are metallic disks, which are directional radiators.

2. The microstrip stack patch antenna as recited in claim 1 , wherein the mask conductor layer includes a dielectric film layer formed on the microstrip stack patch; and the mask conductor formed on the dielectric film layer.

3. The microstrip stack patch antenna as recited in claim 1 , wherein the metallic disks have space between the metallic disks and a diameter of between 0.25λ 0 and 0.35λ 0 , which is a value of a non-resonance structure.

4. The microstrip stack patch antenna as recited in claim 1 , wherein metallic disks are partially and periodically omitted.

5. The microstrip stack patch antenna as recited in claim 1 , wherein the conductors of the stack conductor layer have the same central position as the microstrip stack patch.

6. The microstrip stack patch antenna as recited in claim 1 , wherein the dielectric layer includes:

a gap layer formed on the mask conductor layer; and

a dielectric film formed on the gap layer.

7. The microstrip stack patch antenna as recited in claim 6 , wherein the gap layer is a dielectric foam layer.

8. The microstrip stack patch antenna as recited in claim 1 , wherein the patch of the microstrip stack patch, the mask conductor of the mask conductor layer, and the metallic disks of the stack conductor layer have the same center.

9. A planar array antenna, comprising:

microstrip stack patch radiators,

wherein, when the microstrip stack patch radiators are used to extend the planar array antenna, a distance d between the microstrip stack patch radiators in a direction orthogonal to an excitement or feeding direction is 0.9L e ≦d≦1.1L e , where

L

e

=

λ

0

2

⁢

π

⁢

10

D

20

and D(dBi) is directivity.

10. The planar array antenna as recited in claim 9 , wherein each of the microstrip stack patch radiators includes:

a microstrip stack patch radiator having a feed line and a patch connected to the feed line electrically;

a mask conductor layer for improving side lobe and gain characteristics, the mask conductor layer being formed on the microstrip stack patch; and

a stack conductor layer including a dielectric layer formed on the mask conductor layer and a conductor formed on the dielectric layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 21, 2004
From: EOM, SOON-YOUNG; JEON, SOON-IK; KIM, CHANG-JOO
To: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE
Reel/Frame 016126/0562 →
Priority Claims (1)
KR 10-2004-0042594 · Jun 10, 2004 · national
Continuity (1)
Related Publication 20050275590A1 · Dec 15, 2005