IP Library Granted Patent US 7,179,675
Granted Patent B2
US 7,179,675 · App. 11/024,663 · Granted Feb 20, 2007

Method for fabricating image sensor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,179,675
App. No.
11/024,663
Granted
Feb 20, 2007
Kind
B2
Abstract

A method for fabricating an image sensor includes forming a seed layer on a semiconductor substrate, forming a blocking layer on the seed layer, partially exposing a region for transistor in an active region of the semiconductor substrate by patterning the seed layer and the blocking layer, selectively forming a gate insulating material layer in a portion of the exposed region for transistor, filling a gate electrode material layer in the exposed region for transistor over the gate insulating material layer, forming a gate insulating layer pattern and a gate electrode pattern by selectively removing the blocking layer, the gate insulating material layer, the gate electrode material layer, and the seed layer, and forming source and drain diffusion layers and a photodiode on both sides of the gate insulating layer pattern and the gate electrode pattern by selectively doping impurity ions.

Claims (15)

1. A method for fabricating an image sensor comprising:

forming a first seed layer on a semiconductor substrate;

forming a second seed layer on the first seed layer, wherein the second seed layer is a first polysilicon layer;

forming a blocking layer on the second seed layer;

partially exposing a region for a transistor corresponding to an active region of the semiconductor substrate by patterning the first seed layer, the second seed layer, and the blocking layer;

growing a gate insulating material layer in a portion of the exposed region by selective thermal oxidation of the first seed layer, the second seed layer, and the semiconductor substrate;

filling a gate electrode material layer in the exposed region over the gate insulating material layer;

forming a gate insulating layer pattern and a gate electrode pattern by selectively removing the blocking layer, the gate insulating material layer, the gate electrode material layer, and the first seed layer; the second seed layer and

forming source and drain diffusion layers and a photodiode on both sides of the gate insulating layer pattern and the gate electrode pattern by selectively doping impurity ions into the semiconductor substrate a plurality of times.

2. The method of claim 1 , further comprising doping impurity ions into the gate insulating material layer before forming the source and drain diffusion layers.

3. The method of claim 2 , wherein doping impurity ions into the gate insulating material layer includes heavily doping impurity ions.

4. The method of claim 1 , wherein forming the first seed layer includes depositing an oxide layer.

5. The method of claim 1 , wherein forming the blocking layer includes forming an oxide silicon based layer.

6. The method of claim 1 , wherein the gate insulating material layer is formed to have a thickness between 25 Å and 30 Å.

7. The method of claim 1 , wherein forming the gate electrode material layer includes forming a second polysilicon layer.

Assignments (2)
CHANGE OF NAME Recorded Jul 13, 2006
From: DONGBUANAM SEMICONDUCTOR INC.
To: DONGBU ELECTRONICS CO., LTD.
Reel/Frame 018099/0281 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 31, 2005
From: SHIM, HEE SUNG
To: DONGBUANAM SEMICONDUCTOR INC.
Reel/Frame 016410/0453 →