IP Library Granted Patent US 7,297,624
Granted Patent B2
US 7,297,624 · App. 11/024,701 · Granted Nov 20, 2007

Semiconductor device and method for fabricating the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,297,624
App. No.
11/024,701
Granted
Nov 20, 2007
Kind
B2
Abstract

A method for fabricating a semiconductor device including forming a depression in a front surface of a semiconductor substrate, forming an electrode pad within the depression, forming structures including circuit devices and metal wires on the front surface of the semiconductor substrate, and exposing the electrode pad by removing a rear surface of the semiconductor substrate.

Claims (23)

1. A method for fabricating a semiconductor device comprising:

forming a depression in a front surface of a semiconductor substrate;

forming a metal material layer on the semiconductor substrate that fills the depression;

forming an electrode pad within the depression by chemical and mechanically polishing the metal material layer;

forming a protective layer of an insulating material for the electrode pad on the surface of the semiconductor substrate after forming the electrode pad within the depression;

forming structures including circuit devices and metal wires on the front surface of the semiconductor substrate; and

exposing the electrode pad by removing a rear surface of the semiconductor substrate.

2. The method of claim 1 , wherein the step of forming the depression includes forming the depression with a depth of about 300 μm to about 600 μm.

3. The method of claim 1 , wherein the step of exposing the electrode pad includes chemically and mechanically polishing the rear surface of the semiconductor substrate until the electrode pad is exposed to cause the surface of the electrode pad to be in a same plane as the rear surface of the semiconductor substrate.

4. A method for fabricating a semiconductor device comprising:

a step for forming a depression in a front surface of a semiconductor substrate;

a step of forming a metal material layer on the semiconductor substrate that fills the depression;

a step for forming an electrode pad within the depression by chemical and mechanically polishing the metal material layer;

a step of forming a protective layer of an insulating material for the electrode pad on the surface of the semiconductor substrate after forming the electrode pad within the depression;

a step for forming structures including circuit devices and metal wires on the front surface of the semiconductor substrate; and

a step for exposing the electrode pad by removing a rear surface of the semiconductor substrate.

5. The method of claim 4 , wherein the step for forming the depression includes a step for forming the depression with a depth of about 300 μm to about 600 μm.

6. The method of claim 4 , wherein the step for exposing the electrode pad includes a step for chemically and mechanically polishing the rear surface of the semiconductor substrate until the electrode pad is exposed to cause the surface of the electrode pad to be in a same plane as the rear surface of the semiconductor substrate.

7. The method of claim 1 , wherein forming an electrode pad further comprises forming a front surface of an electrode pad on the front surface of the semiconductor substrate by chemically and mechanically polishing the metal material layer to expose the front surface of the semiconductor substrate.

8. The method of claim 1 , wherein forming a protective layer of an insulating material further comprises forming the protective layer of an insulating material prior to forming the structures including circuit devices and metal wires on the front surface of the semiconductor substrate.

9. The method of claim 1 , wherein forming structures further comprises forming structures including circuit devices and metal wires on the front surface of the semiconductor substrate and on the protective layer of an insulating material.

10. The method of claim 1 , wherein exposing the electrode pad further comprises exposing a rear surface of the electrode pad by chemically and mechanically polishing a rear surface of the semiconductor substrate.

11. The method of claim 10 , wherein exposing the rear surface of the electrode occurs after forming the structures including circuit devices and metal wires on the front surface of the semiconductor substrate.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Jun 11, 2020
From: ROYAL BANK OF CANADA
To: TESSERA, INC.; INVENSAS BONDING TECHNOLOGIES, INC. (F/K/A ZIPTRONIX, INC.); FOTONATION CORPORATION (F/K/A DIGITALOPTICS CORPORATION AND F/K/A DIGITALOPTICS CORPORATION MEMS); INVENSAS CORPORATION; TESSERA ADVANCED TECHNOLOGIES, INC; DTS, INC.; DTS LLC; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
Reel/Frame 052920/0001 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
SECURITY INTEREST Recorded Dec 2, 2016
From: INVENSAS CORPORATION; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; ZIPTRONIX, INC.; DIGITALOPTICS CORPORATION; DIGITALOPTICS CORPORATION MEMS; DTS, LLC; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: ROYAL BANK OF CANADA, AS COLLATERAL AGENT
Reel/Frame 040797/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 10, 2014
From: STRATEGIC GLOBAL ADVISORS OF OREGON, INC.
To: INVENSAS CORPORATION
Reel/Frame 033070/0780 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 2, 2014
From: DONGBU HIKTEK CO., LTD.
To: STRATEGIC GLOBAL ADVISORS OF OREGON, INC.
Reel/Frame 033010/0184 →