IP Library Granted Patent US 7,247,580
Granted Patent B2
US 7,247,580 · App. 11/027,049 · Granted Jul 24, 2007

Devices and methods of preventing plasma charging damage in semiconductor devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,247,580
App. No.
11/027,049
Granted
Jul 24, 2007
Kind
B2
Abstract

Methods for protecting semiconductor devices from plasma charging damage are disclosed. An example disclosed method includes depositing an etching stop layer on a substrate with at least one predetermined structure; depositing a premetallic dielectric layer and a charge preservation layer on the entire surface of the etching stop layer; depositing an insulating layer on the surface of the resulting structure; and forming an metallic interconnect on the insulating layer.

Claims (12)

1. A method for preventing plasma charging damages comprising:

sequentially forming a gate insulating layer, a gate electrode, and a source and drain region on a substrate;

depositing an etching stop layer on the substrate;

depositing a premetallic dielectric layer and a charge preservation layer on the entire surface of the etching stop layer, wherein the charge preservation layer comprises polysilicon;

depositing an insulating layer on the surface of the resulting structure; and

forming an metallic interconnect on the insulating layer.

2. The method as defined by claim 1 , wherein the etching stop layer comprises a silicon nitride layer.

3. The method as defined by claim 1 , wherein the premetallic dielectric layer comprises BPSG.

4. The method as defined by claim 1 , wherein the premetallic dielectric layer is deposited after the deposition of the charge preservation layer.

5. The method as defined by claim 1 , wherein the premetallic dielelectric layer is deposited before the deposition of the charge preservation layer.

6. The method as defined by claim 1 , wherein the charge preservation layer is deposited with a thickness between about 150 Å and about 1000 Å.

7. The method as defined by claim 1 , wherein the premetallic dielectric layer is deposited both before and after the deposition of the charge preservation layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 28, 2014
From: DONGBU HITEK CO., LTD.
To: DSS TECHNOLOGY MANAGEMENT, INC.
Reel/Frame 033035/0680 →