Semiconductor device exhibiting a high breakdown voltage and the method of manufacturing the same
View Patent ↗The invention provides a semiconductor device exhibiting a stable and high breakdown voltage, which is manufactured at a low manufacturing cost. The semiconductor device of the invention includes an n-type silicon substrate; a p-type base region in the surface portion of substrate; an n-type drain region in the surface portion of n-type substrate; a p-type offset region in the surface portion of n-type substrate; an n-type source region in the surface portion of p-type base region; a p-type contact region in the surface portion of p-type base region; a gate electrode above the extended portion of p-type base region extending between n-type source region and n-type substrate (or p-type offset region), with a gate insulation film interposed therebetween; an insulation film on gate electrode and p-type offset region; a source electrode on n-type source region; and a drain electrode on n-type drain region. The p-type offset region is formed of a first p-type sub-region, a second p-type sub-region, and a third p-type sub-region.
1. A method of manufacturing a semiconductor device exhibiting a high breakdown voltage, the method comprising the steps of:
selectively forming a second region of a second conductivity type and a third region of a first conductivity type in the surface portion of a first region of the first conductivity type, the second region and the third region being spaced apart from each other;
selectively forming a fourth region of the first conductivity type in the surface portion of the second region;
selectively forming a fifth region of the second conductivity type in the surface portion of the first region between the second region and the third region;
forming a first insulation film on the fifth region;
forming a gate electrode above the extended portion of the second region extending between the fourth region and the first region, with a gate insulation film interposed between the extended portion of the second region and the gate electrode;
forming a first main electrode on the fourth region; and
forming a second main electrode on the third region;
wherein the step of selectively forming the fifth region comprises:
(1) introducing a predetermined amount of an impurity of the second conductivity type in the portion of the first region in which it is intended to form the fifth region;
(2) dividing the intended portion of the first region into a plurality of sub-regions;
(3) adding a further amount of the impurity of the second conductivity type to the sub-region nearer to the second region; and
(4) thermally driving the impurity in the sub-regions collectively.
2. The method according to claim 1 , the method further comprising the step of extending the gate electrode onto the first insulation film.
3. The method according to claim 1 , the method further comprising the step of selectively forming the first region in the surface portion of a semiconductor substrate of the second conductivity type.
4. A method of manufacturing a semiconductor device exhibiting a high breakdown voltage, the method comprising the steps of:
selectively forming a second region of a second conductivity type and a third region of a first conductivity type in the surface portion of a first region of the first conductivity type, the second region and the third region being spaced apart from each other;
selectively forming a fourth region of the first conductivity type in the surface portion of the second region;
selectively forming a fifth region of the second conductivity type in the surface portion of the first region between the second region and the third region;
forming a first insulation film on the fifth region;
forming a gate electrode above the extended portion of the second region extending between the fourth region and the first region, with a gate insulation film interposed between the extended portion of the second region and the gate electrode;
forming a first main electrode on the fourth region; and
forming a second main electrode on the third region;
wherein the step of selectively forming the fifth region comprises:
(1) introducing a predetermined amount of an impurity of the second conductivity type in the portion of the first region in which it is intended to form the fifth region;
(2) dividing the intended portion of the first region into a plurality of sub-regions;
(3) adding a further amount of the impurity of the second conductivity type to the sub-region nearer to the second region;
(4) introducing a further amount of an impurity of the first conductivity type to the sub-region nearer to the third region, the amount of the impurity of the first conductivity type being less than the predetermined amount of the impurity of the second conductivity type; and
(5) thermally driving the impurities in the sub-regions collectively.
5. The method according to claim 4 , the method further comprising the step of extending the gate electrode onto the first insulation film.
6. The method according to claim 4 , the method further comprising the step of selectively forming the first region in the surface portion of a semiconductor substrate of the second conductivity type.
7. A method of manufacturing a semiconductor device exhibiting a high breakdown voltage, the method comprising the steps of:
selectively forming a second region of a second conductivity type and a third region of a first conductivity type in the surface portion of a first region of the first conductivity type, the second region and the third region being spaced apart from each other;
selectively forming a fourth region of the first conductivity type in the surface portion of the second region;
selectively forming a fifth region of the second conductivity type in the surface portion of the first region between the second region and the third region;
forming a first insulation film on the fifth region;
forming a gate electrode above the extended portion of the second region extending between the fourth region and the first region, with a gate insulation film interposed between the extended portion of the second region and the gate electrode;
forming a first main electrode on the fourth region; and
forming a second main electrode on the third region;
wherein the step of selectively forming the fifth region comprises:
(1) dividing into a plurality of sub-regions that portion of the first region in which the fifth region is intended to be formed;
(2) introducing a further amount of an impurity of the first conductivity type to the sub-region nearer to the third region;
(3) introducing a predetermined amount of an impurity of the second conductivity type to the sub-regions, the predetermined amount of the impurity of the second conductivity type being more than the amount of the impurity of the first conductivity type; and
(4) thermally driving the impurities in the sub-regions collectively.
8. The method according to claim 7 , the method further comprising the step of extending the gate electrode onto the first insulation film.
9. The method according to claim 7 , the method further comprising the step of selectively forming the first region in the surface portion of a semiconductor substrate of the second conductivity type.