IP Library Granted Patent US 7,330,709
Granted Patent B2
US 7,330,709 · App. 11/033,215 · Granted Feb 12, 2008

Receiver circuit using nanotube-based switches and logic

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,330,709
App. No.
11/033,215
Granted
Feb 12, 2008
Kind
B2
Abstract

Receiver circuits using nanotube based switches and logic. Preferably, the circuits are dual-rail (differential). A receiver circuit includes a differential input having a first and second input link, and a differential output having a first and second output link. First, second, third and fourth switching elements each have an input node, an output node, a nanotube channel element, and a control structure disposed in relation to the nanotube channel element to controllably form and unform an electrically conductive channel between said input node and said output node. The receiver circuit can sense small voltage inputs and convert them to larger voltage swings.

Claims (13)

1. A receiver circuit, comprising:

a differential input having a first and second input link;

a differential output having a first and second output link;

first, second, third and fourth switching elements, each having an input node, an output node, a nanotube channel element, and a control structure disposed in relation to the nanotube channel element to controllably form and unform an electrically conductive channel between said input node and said output node;

the control structure of the first switching element in electrical communication with the first input link, the input node being in electrical communication with a low reference voltage, and the output node being in electrical communication with the first output link;

the control structure of the second switching element in electrical communication with the second input link, the input node being in electrical communication with a low reference voltage, and the output node being in electrical communication with the second output link;

the output node of the third switching element in electrical communication with the first output link, the control structure being in electrical communication with the second output link and the input node being in electrical communication a high reference voltage;

the output node of the fourth switching element in electrical communication with the second output link, the control structure being in electrical communication with the first output link and the input node being in electrical communication a high reference voltage.

2. The receiver circuit of claim 1 wherein the high reference voltage is Vdd and the low reference voltage is ground.

3. The receiver circuit of claim 1 wherein the control structure of the first and second switching elements includes a set electrode and a release electrode, and wherein the first input link is coupled to the set electrode of the first switching element and the release electrode of the second switching element, and wherein the second input link is coupled to the set electrode of the second switching element and the release electrode of the first switching element.

4. The receiver circuit of claim 3 wherein the control structure of the third and fourth switching elements includes a set electrode and a release electrode, and wherein the first output link is coupled to the set electrode of the fourth switching element; wherein the second output link is coupled to the set electrode of the third switching element, and the release electrodes of the third and fourth switching elements are coupled to the high reference voltage.

5. The receiver circuit of claim 1 wherein the first and second switching elements are sized to be non-volatile switches.

6. The receiver circuit of claim 1 wherein the third and fourth switching elements are sized to be volatile switches.

Assignments (2)
RELEASE OF SECURITY INTEREST IN PATENTS Recorded Jul 8, 2021
From: SILICON VALLEY BANK
To: NANTERO, INC.
Reel/Frame 056790/0001 →
INTELLECTUAL PROPERTY SECURITY AGREEMENT Recorded Nov 11, 2020
From: NANTERO, INC.
To: SILICON VALLEY BANK
Reel/Frame 054383/0632 →