IP Library › Granted Patent US 7,408,120
Granted Patent B2
US 7,408,120 · App. 11/042,360 · Granted Aug 5, 2008

Printed circuit board having axially parallel via holes

Assignee: Samsung Electro-Mechanics Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,408,120
App. No.
11/042,360
Granted
Aug 5, 2008
Kind
B2
Abstract

Disclosed is a PCB having axially parallel via holes, in which an outer ground via hole, acting as a ground, is formed around a via hole for intercircuit connection in the PCB, thereby minimizing the effect of noise caused by the via hole.

Claims (33)

1. A printed circuit board having axially parallel via holes, comprising:

a plurality of circuit layers, on which circuit patterns are formed;

a plurality of insulating layers interposed between the plurality of circuit layers, thereby forming internal and external circuit layers;

a plurality of via holes having a continuous curvilinear section, which extends perpendicular to a surface of any one of the plurality of circuit layers and which is plated with a first conductive material on walls thereof;

an outer ground via hole having a continuous curvilinear section surrounding at least two via holes of the plurality of via holes, which extends transverse to and for a distance equal to the thickness of at least three insulating layers having internal circuit layers disposed therebetween, the outer ground via hole extending in an axial direction of the via hole surrounded thereby while being separated from a wall of the via hole by a predetermined distance and which is plated with a second conductive material on the wall thereof;

an insulating material packed between the via hole, which is surrounded by the outer ground via hole, and the outer ground via hole; and

wherein the via hole, which is surrounded by the outer ground via hole, is selected from the group consisting of:

an inner via hole electrically connecting at least two internal circuit layers;

a staggered via hole having a step-shaped path and electrically connecting at least two circuit layers;

a stacked via hole having an straight-shaped path and electrically connecting at least two circuit layers;

a through via hole electrically connecting the external circuit layers; and

a blind via hole electrically connecting at least two circuit layers, wherein the blind via hole does not pass completely through the printed circuit board.

2. The printed circuit board as set forth in claim 1 , wherein the outer ground via hole is grounded.

3. The printed circuit board as set forth in claim 1 , wherein the second conductive material of the outer ground via hole is a copper plating layer.

4. The printed circuit board as set forth in claim 1 , wherein the via hole, which is surrounded by the outer ground via hole, is coaxial to the outer ground via hole.

5. The printed circuit board as set forth in claim 1 , wherein the via hole, which is surrounded by the outer ground via hole, is axially parallel to the outer ground via hole.

6. A printed circuit board having axially parallel via holes, comprising:

a plurality of circuit layers, on which circuit patterns are formed;

a plurality of insulating layers interposed between the plurality of circuit layers, thereby forming internal and external circuit layers;

a plurality of via holes having a continuous curvilinear section, which extends perpendicular to a surface of any one of the plurality of circuit layers and which is plated with a first conductive material on walls thereof;

an outer ground via hole having a continuous curvilinear section surrounding at least two via holes of the plurality of via holes, which extends transverse to and for a distance equal to the thickness of at least three insulating layers having internal circuit layers disposed therebetween, the outer ground via hole extending in an axial direction of the via hole surrounded thereby while being separated from a wall of the via hole by a predetermined distance and which is plated with a second conductive material on the wall thereof;

an insulating material packed between the via hole, which is surrounded by the outer ground via hole, and the outer ground via hole; and

wherein the via hole, which is surrounded by the outer ground via hole, is selected from the group consisting of:

an inner via hole electrically connecting at least two internal circuit layers;

a staggered via hole having a step-shaped path and electrically connecting at least two circuit layers;

a stacked via hole having an straight-shaped path and electrically connecting at least one internal and at least one external circuit layers;

a blind via hole electrically connecting at least two circuit layers, wherein the blind via hole does not pass completely through the printed circuit board.

7. A printed circuit board having axially parallel via holes, comprising:

a plurality of circuit layers, on which circuit patterns are formed;

a plurality of insulating layers interposed between the plurality of circuit layers, thereby forming internal and external circuit layers;

a plurality of via holes having a continuous curvilinear section, which extends perpendicular to a surface of any one of the plurality of circuit layers and which is plated with a first conductive material on walls thereof;

an outer ground via hole surrounding at least one via hole of the plurality of via holes, which extends transverse to and for a distance equal to the thickness of at least three insulating layers having internal circuit layers disposed therebetween, the outer ground via hole extending in an axial direction of the via hole surrounded thereby while being separated from a wall of the via hole by a predetermined distance and which is plated with a second conductive material on the wall thereof; and

an insulating material packed between the via hole, which is surrounded by the outer ground via hole, and the outer ground via hole.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 24, 2005
From: KIM, YOUNG W.; MIN, BYOUNG Y.; RYU, CHANG M.; KIM, HAN
To: SAMSUNG ELECTRO-MECHANICS CO., LTD.
Reel/Frame 016223/0526 →
Priority Claims (1)
KR 10-2004-0009666 · Feb 13, 2004 · national
Continuity (1)
Related Publication 20050178585A1 · Aug 18, 2005