IP Library Granted Patent US 7,388,881
Granted Patent B2
US 7,388,881 · App. 11/067,968 · Granted Jun 17, 2008

Method and apparatus for frame synchronization

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,388,881
App. No.
11/067,968
Granted
Jun 17, 2008
Kind
B2
Abstract

A system for receiving and handling a scrambled input data signal that includes a preamble with a start of frame delimiter (SFD) initiates an SFD search on the scrambled input data, thereby attempting to save an initialization period. The initialization period may be of the order of 7 uS, and its saving results in improved timeline management enabling antenna diversity and the possible use of high performance algorithms. The system may use two parallel paths for signal processing, each having an SFD detector and a descrambler. If the detected SFD is short, then the second path is disabled, and if it is long, then the first parallel path is disabled. Alternatively, the first path can be used for a finite period of time (for e.g., 40 symbols) and if the SFD is still not detected, the first path is disabled, and the system uses only the second path.

Claims (19)

1. A method of receiving and handling a scrambled input data signal that includes a start of frame delimiter (SFD), comprising:

using a first signal processing path and initiating an SFD search detection on said scrambled input data signal; and, subsequently descrambling the input data signal after said SFD search detection;

including the step of ascertaining if the SFD is a long SFD or a short SFD; and,

further comprising the step of including a second parallel path for parallel processing of said input data signal, said second parallel path being configured for first descrambling said input data signal, and succeeded by an SFD search detection, and selectively turning off said first signal processing path if a long SFD is ascertained.

2. The method as in claim 1 , including the step of selectively turning off said second signal processing path if a short SFD is ascertained.

3. The method of claim 1 , including the step of using the first signal processing path for a predetermined time duration, and if the SFD detection is not successful, then selectively using only said second signal processing path.

4. A computer readable medium encoded with program instructions capable of being executed by a computer with program instructions stored in the computer readable medium to result in execution of a method as in claim 1 .

5. A system for receiving and handling a scrambled input data signal that includes a start of frame delimiter (SFD), comprising:

a first signal processing path including a first detector connected for initiating an SFD search on said scrambled input data signal, said first detector having an input and a detector output; and, a first descrambler disposed subsequent to said first detector and connected to receive said first detector output, said system including a selectively connectable second parallel signal processing path including a second descrambler followed by a second detector, and enabling said first signal processing path for a predetermined time duration for SFD detection to occur, and if the SFD detection is not successful, keeping only said second processing path open.

6. The system as in claim 5 , wherein each said detector comprises a synchronizing pattern detector and performs a comparison between the received scrambled input signal and a pre-determined scrambled SFD sequence.

7. The system as in claim 6 , including a despreader having an output, and an input connected to receive said scrambled input data signal, said despreader output being connected to an entry point of said first and second parallel signal processing paths.

8. The system as in claim 7 , including means to selectively turn off said second signal processing path if a short SFD is ascertained, and to selectively turn off said first signal processing path if a long SFD is ascertained.

9. Apparatus for use with a local area network (LAN) for handling scrambled

input data having a preamble with a start of frame delimiter (SFD) field, comprising:

a first detector connected for initiating an SFD search on said scrambled input data signal, said first detector having an input and a detector output; and,

a first descrambler connected to receive said detector output;

wherein said first detector and first descrambler form a first signal processing path for the input data signal,

said apparatus including a selectively connectable parallel second signal processing path comprising a second descrambler followed and succeeded by a second detector;

said apparatus including means for enabling use of said second signal processing path for a predetermined time duration for SFD detection to occur, and if the SFD detection not successful, for keeping only said second signal processing path open.

Assignments (8)
CORRECTIVE ASSIGNMENT TO CORRECT THE ERROR IN RECORDING THE MERGER PREVIOUSLY RECORDED AT REEL: 047357 FRAME: 0302. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 22, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048674/0834 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER PREVIOUSLY RECORDED ON REEL 047195 FRAME 0658. ASSIGNOR(S) HEREBY CONFIRMS THE THE EFFECTIVE DATE IS 09/05/2018. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047357/0302 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047195/0658 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 30, 2014
From: ITTIAM SYSTEMS PRIVATE LIMITED
To: BROADCOM CORPORATION; BROADCOM INTERNATIONAL LIMITED
Reel/Frame 033423/0615 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 28, 2005
From: BALIGA, ROSHAN RAJENDRA; GARG, RAHUL; KUMAR, RAJENDRA
To: ITTIAM SYSTEMS (P) LTD.
Reel/Frame 016336/0955 →