IP Library Granted Patent US 7,330,039
Granted Patent B2
US 7,330,039 · App. 11/090,614 · Granted Feb 12, 2008

Method for making a socket to perform testing on integrated circuits

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,330,039
App. No.
11/090,614
Granted
Feb 12, 2008
Kind
B2
Abstract

A interconnect structure is inexpensively manufactured and easily insertable into a socket. The interconnect structure is manufactured by forming a sacrificial substrate with cavities that is covered by a masking material having openings corresponding to the cavities. A first plating process is performed by depositing conductive material, followed by coupling wires within the openings and performing another plating process by depositing more conductive material. The interconnect structure is completed by first removing the masking material and sacrificial substrate. Ends of the wires are coupled opposite now-formed contact structures to a board. To complete the socket, a support device is coupled to the board to hold a tested integrated circuit.

Claims (21)

1. A system for exercising an integrated circuit comprising:

a socket including,

a board;

an interconnect structure manufactured to be inserted into said socket, said interconnect structure being coupled to said board, said interconnect structure including,

a substrate,

first and second pads coupled to said substrate and coupled to each other through vias running through said substrate, said second pads coupling said interconnect structure to said board, and

resilient contacts coupled to said first pads, each said resilient contact comprising:

an elongate, resilient body coupled at a first end to one of said first pads, and

a plurality of tips extending from a base coupled to a second end of said body, said plurality of tips spaced in sufficient proximity one to another such that each tip contacts a same one of a terminal of said integrated circuit; and

a support structure that secures contact between the integrated circuit and said resilient contacts during the testing.

2. A system according to claim 1 , wherein said interconnect structure is a modular interconnect structure that is inserted into said socket.

3. A system according to claim 1 , wherein said interconnect structure is a drop-in interconnect structure that is dropped into said socket.

4. A system according to claim 1 , wherein said interconnect structure is a plug-in interconnect structure that is plugged into said socket.

5. A system according to claim 1 , wherein said socket includes a plurality of said interconnect structures.

6. A method comprising:

providing resilient spring contact elements on a plurality of substrates, said spring contact elements on each of said substrates disposed in a pattern to correspond to a pattern of terminals on one of a plurality of semiconductor chips, wherein each said spring contact element comprises:

an elongate, resilient body coupled at a first end to one of said substrates;

a plurality of tips extending from a base coupled to a second end of said body, said plurality of tips spaced in sufficient proximity one to another such that each tip contacts a same one of a terminal of one of said chips; and

engaging a plurality of semiconductor chips, each provided in a package after being diced up from a wafer, so that terminals on each one of the chips contact the resilient spring contact elements on one of the substrates, there being a one-to-one correspondence between each of said chips and each of said substrates.

7. The system according to claim 1 , wherein each said body comprises a wire that is wire bonded at one end of said wire to one of said bases.

8. The system according to claim 7 , wherein each said wire is soldered at another end to one of said first pads.

Assignments (2)
RELEASE OF SECURITY INTEREST Recorded Aug 7, 2025
From: HSBC BANK USA, NATIONAL ASSOCIATION
To: FORMFACTOR, INC.
Reel/Frame 072853/0001 →
SECURITY INTEREST IN UNITED STATES PATENTS AND TRADEMARKS Recorded Jul 12, 2016
From: FORMFACTOR, INC.; ASTRIA SEMICONDUCTOR HOLDINGS, INC.; CASCADE MICROTECH, INC.; MICRO-PROBE INCORPORATED
To: HSBC BANK USA, NATIONAL ASSOCIATION
Reel/Frame 039184/0280 →