IP Library Granted Patent US 8,705,632
Granted Patent B2
US 8,705,632 · App. 11/093,732 · Granted Apr 22, 2014

Decoder architecture systems, apparatus and methods

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,705,632
App. No.
11/093,732
Granted
Apr 22, 2014
Kind
B2
Abstract

An apparatus includes a decoder to receive a compressed bit stream that is based on a coding standard. The decoder includes a hardware accelerator to decode a part of the compressed bit stream that is based on an operation that is common across multiple coding standards that includes the coding standard. The decoder also includes a programmable element to decode a part of the compressed bit stream that is based on an operation that is specific to the coding standard.

Claims (20)

1. An apparatus comprising:

a decoder to receive a compressed bit stream that is based on either of at least two different coding standards, wherein the decoder includes,

a first unit to decode a first part of the compressed bit stream, said first part including a block of coefficients, said first unit to operate on portions of said compressed streams that are the same across both coding standards; and

a programmable second unit to decode a second part of the compressed bit stream, said second part different from said first part, said second part being different in said two of the coding standards, said second unit to determine a selected type of video coding, determine a number of frames used in a sequence in the selected standard and determine for the selected sequence whether the number of frames have been processed for the selected video standard, said programmable second unit to cause the first unit to locate sequence data in said compressed bit stream and then said second unit to use said data to generate sequence packets.

2. The apparatus of claim 1 , wherein the first unit is to decode at least a part of macroblock data from the compressed bit stream.

3. The apparatus of claim 2 , wherein the second unit is to decode sequence data and frame data from the compressed bit stream.

4. The apparatus of claim 3 , wherein the programmable second unit is to decode at least part of the sequence data and at least part of the frame data.

5. The apparatus of claim 2 , wherein the first unit is to store the macroblock data into a macroblock packet and wherein the programmable second unit is to derive a header for the macroblock packet based on the compressed bit stream.

6. The apparatus of claim 1 , wherein the coding standards include one or more of Moving Pictures Experts Group (MPEG)-2, MPEG-4 or Windows Media (WM)-9.

7. The apparatus of claim 1 wherein said decoder is a variable length decoder.

8. A method comprising:

receiving encoded data that is encoded using a coding standard;

decoding, using a hardware accelerator of a decoder, the encoded data, including a block of coefficients, that is based on a first operation that is common across multiple coding standards that includes the coding standard, the hardware accelerator configured to perform the first operation; and

decoding, using a programmable element within the decoder, the encoded data that is based on a second operation that is unique to the coding standard, the programmable element configured to perform the second operation and to control the hardware accelerator by causing the hardware accelerator to locate sequence data in the encoded data, the programmable element further being programmable based on multiple coding standards, said second operation to determine a selected type of video coding, determine a number of frames used in a sequence in the selected standard and determine for the selected sequence whether the number of frames have been processed for the selected video standard, said element to use said sequence data to generate sequence packets;

wherein the decoder comprises a variable length decoder.

9. The method of claim 8 , wherein decoding, using the programmable element of the decoder, the encoded data comprises generating sequence data from the encoded data.

10. The method of claim 9 , wherein decoding, using the programmable element of the decoder, the encoded data comprises generating frame data from the encoded data.

11. The method of claim 10 , wherein decoding, using the hardware accelerator of a decoder, the encoded data comprises generating macroblock data from the encoded data.

12. The method of claim 11 , wherein decoding, using the programmable element of the decoder, the encoded data comprises generating macroblock control information based on the encoded data.

13. The method of claim 8 , wherein the multiple coding standards include Moving Pictures Experts Group (MPEG)-2, MPEG-4 or Windows Media (WM)-9.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 15, 2022
From: INTEL CORPORATION
To: TAHOE RESEARCH, LTD.
Reel/Frame 061175/0176 →