IP Library Granted Patent US 8,098,521
Granted Patent B2
US 8,098,521 · App. 11/095,849 · Granted Jan 17, 2012

Method of providing an erase activation energy of a memory device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,098,521
App. No.
11/095,849
Granted
Jan 17, 2012
Kind
B2
Abstract

A write-once read-many times memory device is made up of first and second electrodes, a passive layer between the first and second electrodes, and an active layer between the first and second electrode. The memory device is programmed by providing a charged species from the passive layer into the active layer. The memory device may be programmed to have for the programmed memory device a first erase activation energy. The present method provides for the programmed memory device a second erase activation energy greater than the first erase activation energy.

Claims (3)

1. A method of undertaking an operation on a memory device, the memory device comprising first and second electrodes, a passive layer between the first and second electrodes, and an active layer between the first and second electrodes, wherein the memory device may be programmed by providing a charged species from the passive layer into the active layer, wherein the memory device may be programmed to have for the programmed memory device a first erase activation energy, the method comprising providing for the programmed memory device a second erase activation energy greater than the first erase activation energy.

2. The method of claim 1 wherein the step of providing the second erase activation energy greater than the first erase activation energy comprises applying an electrical potential to the memory device.

3. A method of programming a memory device, the memory device comprising first and second electrodes, a passive layer between the first and second electrodes, and an active layer between the first and second electrodes, wherein the memory device may be programmed by applying a required electrical potential to the memory device, the method comprising programming the memory device by applying an electrical potential to the memory device which is substantially greater than the required electrical potential.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Mar 16, 2022
From: MUFG UNION BANK, N.A.
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 059410/0438 →
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Oct 28, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MUFG UNION BANK, N.A.
Reel/Frame 050896/0366 →
RELEASE OF SECURITY INTEREST Recorded Mar 13, 2015
From: BARCLAYS BANK PLC
To: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY LLC
Reel/Frame 035201/0159 →
SECURITY AGREEMENT Recorded Jun 4, 2010
From: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY INC.; SPANSION TECHNOLOGY LLC
To: BARCLAYS BANK PLC
Reel/Frame 024522/0338 →