IP Library Granted Patent US 7,262,724
Granted Patent B2
US 7,262,724 · App. 11/095,910 · Granted Aug 28, 2007

System and method for adjusting dynamic range of analog-to-digital converter

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,262,724
App. No.
11/095,910
Granted
Aug 28, 2007
Kind
B2
Abstract

Techniques for adjusting the dynamic range of an A/D converter in response to various conditions are disclosed. A value output by the A/D converter is utilized to determine if the A/D converter is operating at or above its current dynamic range capabilities (i.e., the A/D converter is potentially “saturated” at its current dynamic range setting). If potentially saturated, the dynamic range of the A/D converter may be increased. If not, the dynamic range of the A/D converter may be decreased or may be unchanged. Alternately, an upcoming or enacted change in the gain settings of one or more gain stages that condition the analog signal input to an A/D converter may be used as a condition that results in an adjustment to the dynamic range of the A/D converter.

Claims (41)

1. A method comprising:

determining a first value of a modulated analog signal at an analog-to-digital converter (ADC) at a first sample time, wherein the ADC comprises a first dynamic range at the first sample time;

adjusting a dynamic range of the ADC to have a second dynamic range when a second value meets a first condition, wherein the second value is a representation of the first value and wherein the first condition represents a potential saturation of the first dynamic range of the ADC; and

adjusting the dynamic range of the ADC to have a third dynamic range when a gain setting of a gain stage having an output operably coupled to an input of the ADC is expected to meet a second condition.

2. The method of claim 1 , wherein the second value and the first value are the same value.

3. The method of claim 1 , further comprising:

determining a third value of the modulated analog signal at the ADC at a second sample time; wherein the ADC comprises the second dynamic range at the second sample time and the second sample time is adjacent the first sample time.

4. The method of claim 1 , wherein:

determining the first value comprises determining the first value at an ADC having M comparators and wherein the first value is represented by N bits, where N is less than M; and

adjusting the dynamic range includes enabling a different number of the M comparators than are enabled at the first sample time.

5. The method of claim 4 , wherein adjusting the dynamic range includes enabling a greater number of the M comparators and the first condition is met when the second value exceeds the first dynamic range of the ADC.

6. The method of claim 5 , further comprising:

adjusting a dynamic range of the ADC to have a fourth dynamic range when the second value meets a third condition.

7. The method of claim 6 , wherein adjusting the dynamic range of the ADC to have the fourth dynamic range includes enabling a smaller number of the M comparators and the first condition is met when the second value is within the second dynamic range of the ADC.

8. The method of claim 4 , wherein adjusting the dynamic range includes enabling a smaller number of the M comparators and the first condition is met when the second value is within a first dynamic range of the ADC.

9. The method of claim 1 , wherein adjusting the dynamic range comprises adjusting the dynamic range based on a slew rate of one or more previous values of the modulated signal at the ADC.

10. A system comprising:

an analog-to-digital converter (ADC) comprising an input to receive an analog signal, an output to provide a digital representation of the analog signal, and a plurality of comparators coupled between the input and the output, each comparator of the plurality of comparators comprising a corresponding enable input to enable its operation when asserted;

a gain stage having an output operably coupled to the input of the ADC; and

a module comprising an input coupled to the output of the ADC and an output to provide one or more enable signals to indicate which of the plurality of comparators are to be enabled in response to a change in a gain setting of the gain stage.

11. The system of claim 10 , wherein the module is operable to:

provide a first enable signal indicating a first number of comparators to be enabled when the change in the gain setting indicates a first condition has been met; and

provide a second enable signal indicating a second number of comparators to be enabled when the change in the gain setting indicates a second condition has been met.

12. The system of claim 11 , wherein:

the first condition represents a potential saturation of the ADC;

the second condition represents a non-saturation of the ADC; and

the first number of comparators is greater than the second number of comparators.

13. The system of claim 10 , wherein the ADC comprises a sigma-delta ADC.

14. The system of claim 10 , wherein the change in the gain setting comprises an upcoming change.

15. The system of claim 10 , wherein the change in the gain setting comprises an enacted change.

16. A method comprising:

determining a first value of a modulated analog signal at an analog-to-digital converter (ADC) at a first sample time, wherein the ADC comprises a first dynamic range at the first sample time;

adjusting a dynamic range of the ADC to have a second dynamic range based on a slew rate of one or more previous values of the modulated analog signal at the ADC when a second value meets a first condition, wherein the second value is a representation of the first value; and

adjusting the dynamic range of the ADC to have a third dynamic range when a gain setting of a gain stage having an output operably coupled to an input of the ADC is expected to meet a second condition.

17. The method of claim 16 , wherein the second value and the first value are the same value.

18. The method of claim 17 , wherein:

determining the first value comprises determining the first value at an ADC having M comparators and wherein the first value is represented by N bits, where N is less than M; and

adjusting the dynamic range includes enabling a different number of the M comparators than are enabled at the first sample time.

19. The method of claim 18 , wherein adjusting the dynamic range includes enabling a greater number of the M comparators and the first condition is met when the second value exceeds the first dynamic range of the ADC.

20. The method of claim 16 , further comprising:

determining a third value of the modulated analog signal at the ADC at a second sample time; wherein the ADC comprises the second dynamic range at the second sample time and the second sample time is adjacent the first sample time.

Assignments (32)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0704 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0225 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 7, 2015
From: MOTOROLA MOBILITY LLC
To: GOOGLE TECHNOLOGY HOLDINGS LLC
Reel/Frame 035379/0116 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
CHANGE OF NAME Recorded Oct 2, 2012
From: MOTOROLA MOBILITY, INC.
To: MOTOROLA MOBILITY LLC
Reel/Frame 029216/0282 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 15, 2012
From: MOTOROLA, INC.
To: MOTOROLA MOBILITY, INC.
Reel/Frame 027935/0808 →
SECURITY AGREEMENT Recorded May 13, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 024397/0001 →
SECURITY AGREEMENT Recorded Feb 16, 2008
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 020518/0215 →
SECURITY AGREEMENT Recorded Feb 2, 2007
From: FREESCALE SEMICONDUCTOR, INC.; FREESCALE ACQUISITION CORPORATION; FREESCALE ACQUISITION HOLDINGS CORP.; FREESCALE HOLDINGS (BERMUDA) III, LTD.
To: CITIBANK, N.A. AS COLLATERAL AGENT
Reel/Frame 018855/0129 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 31, 2005
From: VANNATTA, LOUIS J.
To: MOTOROLA, INC.
Reel/Frame 016448/0927 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 31, 2005
From: HUGHES, JAMES DAVID; RAHMAN, MAHIBUR
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 017490/0924 →