IP Library Granted Patent US 7,229,902
Granted Patent B2
US 7,229,902 · App. 11/097,612 · Granted Jun 12, 2007

Method for making a semiconductor device including a superlattice with regions defining a semiconductor junction

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,229,902
App. No.
11/097,612
Granted
Jun 12, 2007
Kind
B2
Abstract

A method for making a semiconductor device may include forming a superlattice comprising a plurality of stacked groups of layers. Each group of layers of the superlattice may include a plurality of stacked base silicon monolayers defining a base silicon portion and an energy band-modifying layer thereon. The energy band-modifying layer may include at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions. The method may further include forming at least one pair of oppositely-doped regions in the superlattice defining at least one semiconductor junction.

Claims (37)

1. A method for making a semiconductor device comprising:

forming a superlattice comprising a plurality of stacked groups of layers;

each group of layers of the superlattice comprising a plurality of stacked base silicon monolayers defining a base silicon portion and an energy band-modifying layer thereon;

the energy band-modifying layer comprising at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base silicon portions, and at least some silicon atoms from opposing silicon portions of the superlattice being chemically bound together through the at least one non-semiconductor monolayer therebetween; and

forming at least one pair of oppositely-doped regions in the superlattice defining at least one semiconductor junction.

2. The method of claim 1 , wherein the at least one pair of oppositely-doped regions comprises first and second regions in direct contact with one another.

3. The method of claim 1 , wherein the at least one pair of oppositely-doped regions comprises first and second regions spaced from one another.

4. The method of claim 1 , wherein the at least one pair of oppositely-doped regions are arranged in a vertical direction so that the at least one semiconductor junction extends in a lateral direction.

5. The method of claim 1 , wherein the at least one pair of oppositely-doped regions are arranged in a lateral direction so that the at least one semiconductor junction extends in a vertical direction.

6. The method of claim 1 wherein each energy band-modifying layer comprises oxygen.

7. The method of claim 1 , wherein each energy band-modifying layer comprises a non-semiconductor selected from the group consisting of oxygen, nitrogen, fluorine, and carbon-oxygen.

8. The method of claim 1 , wherein each energy band-modifying layer is a single monolayer thick.

9. The method of claim 1 wherein each base silicon portion is less than eight monolayers thick.

10. The method of claim 1 , wherein forming the superlattice further comprises forming a base semiconductor cap layer on an uppermost group of layers.

11. The method of claim 1 , wherein all of the base silicon portions are a same number of monolayers thick.

12. The method of claim 1 , wherein at least some of the base silicon portions are a different number of monolayers thick.

13. A method for making a semiconductor device comprising:

forming a superlattice comprising a plurality of stacked groups of layers;

each group of layers of the superlattice comprising a plurality of stacked base silicon monolayers defining a base silicon portion and an energy band-modifying layer thereon;

the energy band-modifying layer comprising at least one oxygen monolayer constrained within a crystal lattice of adjacent base silicon portions, and at least some silicon atoms from opposing silicon portions of the superlattice being chemically bound together through the at least one oxygen monolayer therebetween; and

forming at least one pair of oppositely-doped regions in the superlattice in direct contact with one another and defining at least one semiconductor junction.

14. The method of claim 13 wherein the at least one pair of oppositely-doped regions are arranged in a vertical direction so that the at least one semiconductor junction extends in a lateral direction.

15. The method of claim 13 wherein the at least one pair of oppositely-doped regions are arranged in a lateral direction so that the at least one semiconductor junction extends in a vertical direction.

16. The method of claim 13 wherein each energy band-modifying layer is a single monolayer thick.

17. The method of claim 13 wherein each base silicon portion is less than eight monolayers thick.

18. The method of claim 13 wherein forming the superlattice further comprises forming a base semiconductor cap layer on an uppermost group of layers.

19. The method of claim 13 wherein all of the base silicon portions are a same number of monolayers thick.

20. The method of claim 13 wherein at least some of the base silicon portions are a different number of monolayers thick.

21. A method for making a semiconductor device comprising:

forming a superlattice comprising a plurality of stacked groups of layers;

each group of layers of the superlattice comprising a plurality of stacked base silicon monolayers defining a base silicon portion and at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base silicon portions, and at least some silicon atoms from opposing silicon portions of the superlattice being chemically bound together through the at least one non-semiconductor monolayer therebetween; and

forming at least one pair of oppositely-doped regions in the superlattice defining at least one semiconductor junction.

22. The method of claim 21 wherein the at least one pair of oppositely-doped regions comprises first and second regions in direct contact with one another.

23. The method of claim 21 wherein the at least one pair of oppositely-doped regions comprises first and second regions spaced from one another.

24. The method of claim 21 wherein the at least one pair of oppositely-doped regions are arranged in a vertical direction so that the at least one semiconductor junction extends in a lateral direction.

25. The method of claim 21 wherein the at least one pair of oppositely-doped regions are arranged in a lateral direction so that the at least one semiconductor junction extends in a vertical direction.

26. The method of claim 21 wherein the at least one non-semiconductor monolayer comprises oxygen.

Assignments (3)
RELEASE OF SECURITY INTEREST Recorded Sep 3, 2020
From: CLIFFORD, ROBERT
To: ATOMERA INCORPORATED
Reel/Frame 053681/0942 →
CHANGE OF NAME Recorded Apr 11, 2016
From: MEARS TECHNOLOGIES, INC.
To: ATOMERA INCORPORATED
Reel/Frame 038400/0349 →
SECURITY INTEREST Recorded Mar 17, 2015
From: MEARS TECHNOLOGIES, INC.
To: LIQUID VENTURE PARTNERS, LLC
Reel/Frame 035216/0473 →