IP Library Granted Patent US 7,642,205
Granted Patent B2
US 7,642,205 · App. 11/102,496 · Granted Jan 5, 2010

Rapid thermal processing using energy transfer layers

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,642,205
App. No.
11/102,496
Granted
Jan 5, 2010
Kind
B2
Abstract

A method that is performed for heat treating a semiconductor wafer in a process chamber, as an intermediate part of an overall multi-step technique for processing the wafer, includes applying an energy transfer layer to at least a portion of the wafer, and exposing the wafer to an energy source in the process chamber in a way which subjects the wafer to a thermal profile such that the energy transfer layer influences at least one part of the thermal profile. The thermal profile has at least a first elevated temperature event. The method further includes, in time relation to the thermal profile, removing the energy transfer layer in the process chamber at least sufficiently for subjecting the wafer to a subsequent step. An associated intermediate condition of the wafer is described.

Claims (19)

1. In an overall multi-step technique for processing a semiconductor wafer, a method that is performed for annealing said wafer in a process chamber as an intermediate part of the overall multi-step technique, said method comprising:

applying an energy transfer layer to at least a portion of said wafer;

exposing said wafer to an energy source in said process chamber through the energy transfer layer to anneal the wafer in order to change at least one characteristic of the wafer to a modified characteristic, and where said exposing subjects the wafer to a thermal profile having at least a first elevated temperature event and such that said energy transfer layer influences at least one part of the thermal profile during the anneal and an initial portion of said exposing subjects said wafer to an inert gas ambient; and

removing said energy transfer layer, while said wafer remains in said process chamber, at least sufficiently for subjecting the wafer to a subsequent step and initiating said removing during said exposing by introducing a reactive gas ambient into said process chamber.

2. The method of claim 1 wherein said reactive gas ambient is selected as at least one member of the group consisting of oxygen containing gases and halogen containing gases.

3. The method of claim 1 wherein said removing further influences said thermal profile.

4. In an overall multi-step technique for processing a semiconductor wafer, a method that is performed for annealing said wafer in a process chamber as an intermediate part of the overall multi-step technique, said method comprising:

applying an energy transfer layer to at least a portion of said wafer by initially forming a film of a carbon containing compound and, thereafter, treating said film to increase a fractional carbon content thereof to form said energy transfer layer prior to said exposing such that the energy transfer layer is oxidizable;

exposing said wafer to an energy source in said process chamber through the energy transfer layer to anneal the wafer in order to change at least one characteristic of the wafer to a modified characteristic, and where said exposing subjects the wafer to a thermal profile having at least a first elevated temperature event and such that said energy transfer layer influences at least one part of the thermal profile during the anneal; and

removing said energy transfer layer, while said wafer remains in said process chamber, at least sufficiently for subjecting the wafer to a subsequent step and said removing includes causing said energy transfer layer to oxidize during said exposing to modify the thermal profile.

5. In an overall multi-step technique for processing a semiconductor wafer, a method that is performed for annealing said wafer in a process chamber as an intermediate part of the overall multi-step technique, said method comprising:

applying an energy transfer layer to at least a portion of said wafer;

exposing said wafer to an energy source in said process chamber through the energy transfer layer to anneal the wafer in order to change at least one characteristic of the wafer to a modified characteristic, and where said exposing subjects the wafer to a thermal profile having at least a first elevated temperature event and such that said energy transfer layer influences at least one part of the thermal profile during the anneal and said thermal profile includes a drop in temperature of said wafer subsequent to said first elevated temperature event and, thereafter, an additional elevated temperature event is produced; and

removing said energy transfer layer responsive to said additional elevated temperature event, while said wafer remains in said process chamber, at least sufficiently for subjecting the wafer to a subsequent step.

6. In an overall multi-step technique for processing a semiconductor wafer, a method that is performed for heat treating said wafer in a process chamber as an intermediate part of the overall multi-step technique, said method comprising:

applying a material layer to at least a portion of said wafer; and

exposing said material layer to an energy source in said process chamber during a thermal process that changes at least one characteristic of the wafer and which exposing causes the material layer to decompose into at least two by-products thereby releasing thermal energy that further changes said characteristic.

7. The method of claim 6 wherein a predetermined temperature event causes the removal to initiate.

8. The method of claim 7 wherein the predetermined temperature event is a pulse of heat that causes a rate at which the removal takes place to increase.

Assignments (3)
RELEASE OF SECURITY INTEREST Recorded Apr 15, 2021
From: EAST WEST BANK
To: MATTSON TECHNOLOGY, INC.
Reel/Frame 055950/0452 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 30, 2019
From: MATTSON TECHNOLOGY, INC.
To: MATTSON TECHNOLOGY, INC.; BEIJING E-TOWN SEMICONDUCTOR TECHNOLOGY, CO., LTD
Reel/Frame 050582/0796 →
SECURITY INTEREST Recorded Aug 27, 2018
From: MATTSON TECHNOLOGY, INC.
To: EAST WEST BANK
Reel/Frame 046956/0348 →