IP Library Granted Patent US 7,504,680
Granted Patent B2
US 7,504,680 · App. 11/107,750 · Granted Mar 17, 2009

Semiconductor device and mask pattern

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,504,680
App. No.
11/107,750
Granted
Mar 17, 2009
Kind
B2
Abstract

A semiconductor device according to an aspect of the invention includes a semiconductor substrate, and a capacitor that is provided above the semiconductor substrate and is configured such that a dielectric film is sandwiched between a lower electrode and an upper electrode, the dielectric film being formed of an ABO 3 perovskite-type oxide that includes at least one of Pb, Ba and Sr as an A-site element and at least one of Zr, Ti, Ta, Nb, Mg, W, Fe and Co as a B-site element, wherein a radius of curvature of a sidewall of the capacitor, when viewed from above or in a film thickness direction, is 250 [nm] or less, and a length of an arc with the radius of curvature is {250 [nm]×π/6 [rad]} or less.

Claims (6)

1. A semiconductor device comprising:

a semiconductor substrate; and

a capacitor that is provided above the semiconductor substrate and is configured such that a dielectric film is sandwiched between a lower electrode and an upper electrode, the dielectric film being formed of an ABO 3 perovskite-type oxide that includes at least one of Pb, Ba and Sr as an A-site element and at least one of Zr, Ti, Ta, Nb, Mg, W, Fe and Co as a B-site element,

wherein the capacitor comprises at least one sidewall, the at least one sidewall having a radius of curvature being 250 nm or less and an arc length being 250 nm or less, wherein an angle subtended by the arc length is π/6 rad, with the proviso that the radius of curvature and the arc length are not zero,

wherein a taper angle of the at least one sidewall, relative to the semiconductor substrate, is 85° or less.

2. The semiconductor device according to claim 1 , wherein the at least one sidewall is the entirety of side surfaces of the capacitor.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 8, 2015
From: QIMONDA AG
To: INFINEON TECHNOLOGIES AG
Reel/Frame 035623/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 9, 2010
From: INFINEON TECHNOLOGIES AG
To: QIMONDA AG
Reel/Frame 025335/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEES' INFORMATION PREVIOUSLY RECORDED ON REEL 016726 FRAME 0438. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Dec 19, 2008
From: ARISUMI, OSAMU; KUMURA, YOSHINORI; TOMIOKA, KAZUHIRO; EGGER, ULRICH; ZHUANG, HAORAN; MOON, BUM-KI
To: KABUSHIKI KAISHA TOSHIBA; INFINEON TECHNOLOGIES AG
Reel/Frame 022011/0910 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2005
From: ARISUMI, OSAMU; KUMURA, YOSHINORI; TOMIOKA, KAZUHIRO; EGGER, ULRICH; ZHUANG, HAORAN; MOON, BUM-KI
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 016726/0438 →