IP Library Granted Patent US 7,213,219
Granted Patent B2
US 7,213,219 · App. 11/117,483 · Granted May 1, 2007

Function verification method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,213,219
App. No.
11/117,483
Granted
May 1, 2007
Kind
B2
Abstract

A function verification method comprises preparing a first function block that can execute the required functions in a semiconductor integrated circuit, preparing a second function block to be a verification target having a substantially identical configuration as the first function block and verifying functions of the second function block using the first function block.

Claims (37)

1. A function verification method comprising:

preparing a first function block that can execute required functions in a semiconductor integrated circuit;

preparing a second function block to be a verification target having a substantially identical configuration as the first function block, wherein the second function block is integrated with the semiconductor intergrated circuit; and

verifying functions of the second function block using the first function block; and

inputting data for testing generated by the first function block to the second function block, and verifying the functions of the second function block according to output data of the second function block based on the data for testing,

wherein the first function block and the second function block are inter-connected.

2. The function verification method according to claim 1 , wherein the first and second function blocks are function blocks for performing data communication.

3. The function verification method according to claim 2 , wherein preparing the first and second function blocks is describing the first and second function blocks by RTL.

4. The function verification method according to claim 1 , wherein preparing the first and second function blocks is describing the first and second function blocks by RTL.

5. The function verification method according to claim 1 , wherein the verifying the functions of the second function block is performed by the first function block.

6. The function verification method according to claim 1 , wherein each of the first and second function blocks includes a test section, the method further comprising:

generating, by the test section of the first function block, test data to be sent out as frames of test data, wherein the generating step comprises:

obtaining data output from a register group in the test section of the first function block; and

partitioning the data output from the register group into a plurality of frames of data to be output to the second function block.

7. The function verification method according to claim 6 , further comprising:

comparing, by the first function block, the output data of the second function block with stored output data from previous frames of data received from the second function block, the previous frames of data being stored in a memory of the first function block.

8. The function verification method according to claim 6 , wherein the obtaining step comprises:

storing, in n registers of the register group, n being a positive integer greater than one, n different test data bit patterns, and

wherein the partitioning step comprises:

obtaining the n different test data bit patterns from the n registers in the register group and storing the n test data bit patterns in respective n fields of a current one of the plurality of frames of data.

9. A function verification method comprising:

generating frames of data for testing by a first function block for executing required functions in a semiconductor integrated circuit;

inputting the frames of data for testing to a second function block having a substantially identical configuration as the first function block, wherein the second function block is integrated with the semiconductor integrated circuit; and

verifying functions of the second function block according to output data that is output by the second function block based on the frames of data for testing,

wherein generating frames of data for testing by the first function block further comprises:

reading data corresponding to data provided within the frames of data for testing from a register group of the first function block, and assembling frames of data based on the data read from the register group of the first function block.

10. The function verification method according to claim 9 , wherein each of the frames of data for testing includes a first field to indicate a beginning of the respective frame, a second field to indicate a start part of valid data in the respective frame, a third field to indicate a destination address, a fourth field to indicate a source address, a fifth field to indicate a type of data provided in the respective frame, a sixth field used to check data content, and a seventh field used to check that the respective frame is correct.

11. The function verification method according to claim 9 , wherein each of the first and second function blocks includes a test section, the method further comprising:

generating, by the test section of the first function block, test data to be sent out as frames of test data, wherein the generating step comprises:

obtaining data output from a register group in the test section of the first function block; and

partitioning the data output from the register group into a plurality of frames of data to be output to the second function block.

12. The function verification method according to claim 11 , further comprising:

comparing, by the first function block, the output data of the second function block with stored output data from previous frames of data received from the second function block, the previous frames of data being stored in a memory of the first function block.

13. The function verification method according to claim 11 , wherein the obtaining step comprises:

storing, in n registers of the register group, n being a positive integer greater than one, n different test data bit patterns, and

wherein the partitioning step comprises:

obtaining the n different test data bit patterns from the n registers in the register group and storing the n test data bit patterns in respective n fields of a current one of the plurality of frames of data.

Assignments (2)
CHANGE OF NAME Recorded Nov 11, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025346/0868 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 17, 2005
From: IIMA, TOMOFUMI
To: NEC ELECTRONICS CORPORATION
Reel/Frame 016220/0140 →