IP Library Granted Patent US 7,169,313
Granted Patent B2
US 7,169,313 · App. 11/128,272 · Granted Jan 30, 2007

Plating method for circuitized substrates

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,169,313
App. No.
11/128,272
Granted
Jan 30, 2007
Kind
B2
Abstract

A method of plating a circuit pattern on a substrate to produce a circuitized substrate (e.g., a printed circuit board) in which a dual step metallurgy application process is used in combination with a dual step photo-resist removal process. Thru-holes are also possible, albeit not required.

Claims (26)

1. A method of forming a circuit pattern on a substrate, said method comprising:

providing a dielectric substrate;

forming a first conductive layer on said substrate;

forming a plurality of holes within said dielectric substrate;

forming a second conductive layer over said first conductive layer and onto the surfaces of said plurality of said holes within said dielectric substrate;

forming a third conductive layer over said second conductive layer, said third conductive layer having a roughness greater than said first conductive layer;

applying photo-resist material over said third conductive layer;

exposing, developing and removing portions of said photo-resist material to define an initial circuit pattern within selected portions of said third conductive layer;

forming a fourth conductive layer on said selected portions of said third conductive layer;

performing a first removal step to remove a large portion of the remainder of said photo-resist material;

performing a second removal step to remove substantially the remainder of said photo-resist material; and

removing parts of said first, second and third conductive layers to define a final circuit pattern comprised of selected portions of said first, second, third and fourth conductive layers.

2. The method of claim 1 wherein said forming of said first conductive layer is accomplished by lamination.

3. The method of claim 2 further including thinning said first conductive layer prior to forming said second conductive layer over said first conductive layer.

4. The method of claim 1 wherein said forming of said first conductive layer on said substrate is accomplished using an electro-less plating operation.

5. The method of claim 1 wherein said forming of said second conductive layer on said first conductive layer and said forming of said third conductive layer on said second conductive layer are each accomplished using an electrolytic plating operation.

6. The method of claim 1 further including treating said third conductive layer with an adhesion promoting composition prior to applying said photo-resist material.

7. The method of claim 1 wherein said photo-resist material is applied in dry film form.

8. The method of claim 7 further including exposing said photo-resist in said dry film form to ultraviolet radiation following said exposing and developing of said photo-resist material.

9. The method of claim 1 wherein said performing of said first removal step to remove a large portion of said photo-resist material is accomplished with a first photo-resist removal composition and said performing of said second removal step to remove substantially the remainder of said photo-resist material is accomplished with a second photo-resist removal composition.

10. The method of claim 9 wherein said second photo-resist removal composition is different than said first photo-resist removal composition and is of greater strength than said first photo-resist removal composition.

11. The method of claim 1 further including adding a quantity of soldermask material on said substrate to substantially cover portions of said substrate and to define selected exposed regions of said third conductive layer.

12. The method of claim 1 further including providing a thin organic coating on said second conductive layer prior to said applying of said photo-resist material over said second conductive layer.

13. The method of claim 1 wherein said performing of said first removal step to remove a large portion of said photo-resist material removes about 99 percent of said photo-resist material and said performing of said second removal step removes substantially the remainder of said photo-resist material.

14. The method of claim 1 wherein said applying of said photo-resist material over said third conductive layer does not result in said photo-resist material being applied over the portion of said third conductive layer within said plurality of said holes.

15. The method of claim 14 wherein said photo-resist material covers said holes.

Assignments (9)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 16, 2015
From: ENDICOTT INTERCONNECT TECHNOLOGIES, INC.
To: I3 ELECTRONICS, INC.
Reel/Frame 035442/0569 →
RELEASE OF SECURITY INTEREST Recorded Feb 26, 2015
From: MAINES, WILLIAM; MAINES, DAVID
To: ENDICOTT INTERCONNECT TECHNOLOGIES, INC.
Reel/Frame 035098/0968 →
SECURITY AGREEMENT Recorded Jun 12, 2013
From: ENDICOTT INTERCONNECT TECHNOLOGIES, INC.
To: MAINES, WILLIAM; MAINES, DAVID
Reel/Frame 030599/0918 →
SECURITY AGREEMENT Recorded May 6, 2013
From: ENDICOTT INTERCONNECT TECHNOLOGIES, INC.; EI TRANSPORTATION COMPANY LLC; ENDICOTT MEDTECH, INC.; INTEGRIAN HOLDINGS, LLC
To: M&T BANK
Reel/Frame 030359/0057 →
ASSIGNMENT OF SECURITY AGREEMENT Recorded Mar 6, 2013
From: PNC BANK, NATIONAL ASSOCIATION
To: INTEGRIAN HOLDINGS, LLC
Reel/Frame 029938/0823 →
SECURITY AGREEMENT Recorded May 14, 2012
From: ENDICOTT INTERCONNECT TECHNOLOGIES, INC.; EI TRANSPORTATION COMPANY LLC; ENDICOTT MEDTECH, INC.
To: PNC BANK, NATIONAL ASSOCIATION
Reel/Frame 028230/0798 →
RELEASE BY SECURED PARTY Recorded May 14, 2012
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: ENDICOTT INTERCONNECT TECHNOLOGIES, INC.
Reel/Frame 028230/0611 →
SECURITY AGREEMENT Recorded Dec 3, 2008
From: ENDICOTT INTERCONNECT TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 021912/0908 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 13, 2005
From: CARD, NORMAN A.; EDWARDS, ROBERT D.; KONRAD, JOHN J.; MAGNUSON, ROY H.; WELLS, TIMOTHY L.; WOZNIAK, MICHAEL
To: ENDICOTT INTERCONNECT TECHNOLOGIES, INC.
Reel/Frame 016565/0360 →