IP Library Granted Patent US 7,400,544
Granted Patent B2
US 7,400,544 · App. 11/134,575 · Granted Jul 15, 2008

Actively driven V

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,400,544
App. No.
11/134,575
Granted
Jul 15, 2008
Kind
B2
Abstract

A memory device including a circuit for actively driving a reference voltage in a memory device is disclosed. A circuit integrated in a memory device and coupled to an external voltage source substantially eliminates fluctuations in the reference voltage of the memory device caused by power supply changes and noise occurring in the memory device by generating a constant voltage and good current drive from the external voltage source.

Claims (16)

1. A method of exchanging data with a memory device having a memory array, comprising:

receiving an external reference voltage as generated external to the memory device;

generating on the memory device an internal reference voltage from the external reference voltage independent of a power supply voltage coupled to the memory array;

generating a second internal reference voltage having the substantially constant voltage from the internal reference voltage, wherein generating the second internal reference voltage having the substantially constant voltage comprises:

introducing the internal reference voltage to a second circuit integrated with the memory device, wherein introducing the internal reference voltage to the second circuit comprises:

coupling the internal reference voltage to a non-inverting input of a voltage follower circuit; and

generating the second internal reference voltage with the second circuit; and

logically evaluating with the internal reference voltage a logic state of the data.

2. A method of exchanging data with a memory device having a memory array, comprising:

receiving an external reference voltage as generated external to the memory device;

generating on the memory device an internal reference voltage from the external reference voltage independent of a power supply voltage coupled to the memory array;

generating a second internal reference voltage having a substantially constant voltage from the internal reference voltage, wherein generating the second internal reference voltage having the substantially constant voltage from the internal reference voltage further comprises:

coupling the internal reference voltage to a non-inverting input of a voltage follower circuit;

coupling an output voltage from the voltage follower circuit to an inverting input of the voltage follower circuit; and

generating the output voltage from the voltage follower circuit, wherein the output voltage from the voltage follower circuit is the second internal reference voltage; and

logically evaluating with the internal reference voltage a logic state of the data.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 4, 2010
From: MICRON TECHNOLOGY, INC.
To: ROUND ROCK RESEARCH, LLC
Reel/Frame 023786/0416 →