IP Library Granted Patent US 7,132,315
Granted Patent B2
US 7,132,315 · App. 11/154,541 · Granted Nov 7, 2006

Leadframe, plastic-encapsulated semiconductor device, and method for fabricating the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,132,315
App. No.
11/154,541
Granted
Nov 7, 2006
Kind
B2
Abstract

An inventive leadframe includes an outer frame, a die pad, and a plurality of leads each having land portions and connections. The land portions each have an upper surface serving as a bonding pad to be connected with a metal wiring, and a lowermost part serving as an external terminal. The connections are each devoid of its lower part so as to be thinner than the land portion, and are provided between the outer frame and the land portions, between the land portions associated with each other in each lead, and between the land portions and the die pad. Furthermore, the inventive leadframe is provided with no member that functions as a suspension lead for connecting the outer frame and the die pad to each other during plastic encapsulation.

Claims (25)

1. A method for fabricating a plastic-encapsulated semiconductor device, the method comprising the steps of:

a) preparing a leadframe comprising an outer frame with a plurality of sides surrounding a region of the leadframe on which a semiconductor chip is to be mounted, a die pad on which the semiconductor chip is to be mounted, and a plurality of leads each having land portions and connections, the land portions each having an upper surface serving as a bonding pad to be connected with a metal wiring and a lowermost part serving as an external terminal, the connections each being devoid of its lower part so as to be thinner than the land portion and being provided between the outer frame and the land portions, between the land portions associated with each other in each lead and between the land portions and the die pad, wherein the plurality of leads include no member that functions as a suspension lead during plastic encapsulation;

b) mounting the semiconductor chip on the die pad of the leadframe;

c) placing the leadframe on an adhesive sheet for encapsulation;

d) cutting the connections with the leadframe placed on the encapsulation sheet, thus detaching, from the outer frame, the isolated land portions and the die pad;

e) connecting, through a connecting member, a portion of the semiconductor chip to the associated bonding pad; and

f) carrying out plastic encapsulation with the leadframe placed on the encapsulation sheet,

wherein the step c) is carried out prior to or subsequent to the step b), and the steps d), e) and f) are carried out in this order after the step c) has been carried out.

2. The method according to claim 1 ,

wherein after the step f) has been carried out, there exists no member that is connected to the die pad and that has its end exposed at a surface of the plastic encapsulant.

3. The method according to claim 1 ,

wherein the plurality of leads of the leadframe prepared in the step a) include a lead that is connected to one side of the outer frame and is connected to the other lead that is connected to the other side of the outer frame adjacent to the one side thereof.

4. A method for fabricating a plastic-encapsulated semiconductor device, the method comprising the steps of:

a) preparing a leadframe comprising an outer frame with a plurality of sides surrounding a region of the leadframe on which a semiconductor chip is to be mounted, a die pad having a thin portion that is provided along the peripheral section of the main body of the die pad and that is devoid of its lower part and having a plurality of heat dissipating terminals each protruded downward from the lower surface of the thin portion, and a plurality of leads each having land portions and connections, the land portions each having an upper surface serving as a bonding pad to be connected with a metal wiring and a lowermost part serving as an external terminal, the connections each being devoid of its lower part so as to be thinner than the land portion and being provided between the outer frame and the land portions, between the land portions associated with each other in each lead, and between the land portions and the heat dissipating terminals;

b) mounting the semiconductor chip on the die pad of the leadframe;

c) placing the leadframe on an adhesive sheet for encapsulation;

d) cutting the connections with the leadframe placed on the encapsulation sheet, thus detaching the isolated land portions from the outer frame;

e) connecting, through a connecting member, a portion of the semiconductor chip to the associated bonding pad; and

f) carrying out plastic encapsulation with the leadframe placed on the encapsulation sheet,

wherein the step c) is carried out prior to or subsequent to the step b), and the steps d), e) and f) are carried out in this order after the step c) has been carried out.

5. The method according to claim 4 ,

wherein in the step a), the leadframe prepared is provided with no member that functions as a suspension lead during the plastic encapsulation, and

wherein in the step d), the die pad is also detached from the outer frame.

6. The method according to claim 4 ,

wherein the plurality of leads of the leadframe prepared in the step a) include a lead that is connected to one side of the outer frame and is connected to the other lead that is connected to the other side of the outer frame adjacent to the one side thereof.

Assignments (6)
RELEASE OF SECURITY INTEREST Recorded Jun 11, 2020
From: ROYAL BANK OF CANADA
To: TESSERA, INC.; INVENSAS BONDING TECHNOLOGIES, INC. (F/K/A ZIPTRONIX, INC.); FOTONATION CORPORATION (F/K/A DIGITALOPTICS CORPORATION AND F/K/A DIGITALOPTICS CORPORATION MEMS); INVENSAS CORPORATION; TESSERA ADVANCED TECHNOLOGIES, INC; DTS, INC.; DTS LLC; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
Reel/Frame 052920/0001 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
SECURITY INTEREST Recorded Dec 2, 2016
From: INVENSAS CORPORATION; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; ZIPTRONIX, INC.; DIGITALOPTICS CORPORATION; DIGITALOPTICS CORPORATION MEMS; DTS, LLC; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: ROYAL BANK OF CANADA, AS COLLATERAL AGENT
Reel/Frame 040797/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 25, 2016
From: PANNOVA SEMIC, LLC
To: TESSERA ADVANCED TECHNOLOGIES, INC.
Reel/Frame 037581/0466 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 7, 2015
From: PANASONIC CORPORATION
To: PANNOVA SEMIC, LLC
Reel/Frame 036065/0273 →
CHANGE OF NAME Recorded Sep 19, 2014
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 033777/0873 →