IP Library Patent Application 11156422
Patent Application
App. No. 11/156,422

Method of manufacturing a semiconductor device

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
11/156,422
Abstract

A semiconductor device design is disclosed. An example semiconductor device comprises a semiconductor substrate comprising an active region and a non-active region. A first gate electrode comprising a gate oxide, a first conducting layer pattern, and an insulating layer that is configured to function as a normal gate electrode is disposed on the semiconductor substrate. Spacers are disposed on the sidewalls of the first gate electrode. A first dielectric layer is disposed on the entire surface of the semiconductor substrate except the region of the first gate electrode and the spacers. A second gate electrode comprising a portion of the first dielectric layer and a second conducting layer pattern that is configured to function as a flash memory is disposed on the semiconductor substrate.

Claims (9)

1 . A semiconductor device comprising:

a semiconductor substrate comprising an active region and a non-active region;

a first gate electrode comprising a gate oxide pattern, a first conducting layer pattern, and an insulating layer pattern on the active region, wherein the first gate electrode is configured to function as a normal gate electrode;

spacers disposed on sidewalls of the first gate electrode;

a dielectric layer disposed on the entire surface of the semiconductor substrate except the region of the first gate electrode and the spacers, wherein the dielectric layer comprises a dielectric layer pattern and a residual dielectric layer; and

a second gate electrode comprising the dielectric layer pattern and a second conducting layer pattern, the second conducting layer pattern being disposed on the dielectric layer pattern, the spacer by the side of the dielectric layer pattern and a portion of the insulating layer pattern, wherein the second gate electrode is configured to function as a flash memory.

2 . The semiconductor device as defined by claim 1 , wherein the insulating layer pattern is formed of oxide or nitride.

3 . The semiconductor device as defined by claim 1 , wherein the first and second conducting layer patterns are formed of the same material.

4 . The semiconductor device as defined by claim 3 , wherein the same material is polysilicon.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 25, 2006
From: KIM, SEOK SU
To: DONGBU ANAM SEMICONDUCTOR, INC.
Reel/Frame 018169/0573 →
CHANGE OF NAME Recorded Jun 6, 2006
From: DONGBU ANAM SEMICONDUCTORS, INC
To: DONGBU ELECTRONICS CO., LTD.
Reel/Frame 017718/0964 →