IP Library › Granted Patent US 7,755,149
Granted Patent B2
US 7,755,149 · App. 11/165,179 · Granted Jul 13, 2010

Photo mask and semiconductor device fabricated using the same

Assignee: Hynix Semiconductor Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,755,149
App. No.
11/165,179
Granted
Jul 13, 2010
Kind
B2
Abstract

A photo mask and a semiconductor device fabricated using the same is disclosed. The photo mask to form a mask pattern defining a STAR gate region includes a transparent substrate, and a light-shielding pattern defining a zigzag W-STAR gate region, wherein a waved portion of the light-shielding pattern partially overlaps a gate region and a storage node contact region of an active region disposed on a semiconductor substrate. The semiconductor device includes an active region and a device isolation region defining the active region disposed in a semiconductor substrate, a gate electrode, wherein a line width of the gate electrode in the active region is greater than that in the device isolation region, and a zigzag W-STAR gate region, wherein the waved portion of the zigzag W-STAR gate region partially overlaps the gate region and the storage node contact region in the active region.

Claims (8)

1. A semiconductor device, comprising

an active region and a device isolation region defining the active region disposed in a semiconductor substrate;

a gate electrode, wherein a line width of the gate electrode in the active region is greater than a line width of the gate electrode in the device isolation region; and

a zigzag waved step asymmetry recess region formed under the gate electrode,

wherein a waved portion of the zigzag waved step asymmetry recess region partially overlaps the gate electrode and a storage node contact region in the active region,

wherein the zigzag waved step asymmetry recess region is not formed in the device isolation region.

2. The semiconductor device according to claim 1 , wherein a depth of the waved step asymmetry recess region ranges from 400 Å to 700 Å.

3. The semiconductor device according to claim 1 , wherein an interior angle of the waved step asymmetry recess region ranges from 90° to 140°.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 24, 2005
From: BAE, SANG MAN
To: HYNIX SEMICONDUCTOR INC.
Reel/Frame 016729/0277 →
Priority Claims (1)
KR 10-2004-0102882 · Dec 8, 2004 · national
Continuity (1)
Related Publication 20060118838A1 · Jun 8, 2006