IP Library Granted Patent US 7,670,951
Granted Patent B2
US 7,670,951 · App. 11/167,922 · Granted Mar 2, 2010

Grid array connection device and method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,670,951
App. No.
11/167,922
Granted
Mar 2, 2010
Kind
B2
Abstract

A method and device for input/output connections is provided. Devices and methods for connection structure are shown with improved mechanical properties such as hardness and abrasion resistance. Land grid array structures are provided that are less expensive to manufacture due to reductions in material cost such as gold. Ball grid array structures are provided with improved resistance to corrosion during fabrication. Ball grid array structures are also provided with improved mechanical properties resulting in improved shock testing results.

Claims (9)

1. A method of forming a grid array connection structure, comprising:

forming a first layer comprising nickel and phosphorous directly coupled to at least one conducting electrical contact surface;

forming a second layer comprising palladium and phosphorous directly over the first layer; and

forming a gold layer over the second layer.

2. The method of claim 1 , further including contacting a land grid array pin to the gold layer.

3. The method of claim 1 , further including forming a solder layer over the gold layer and reflowing to produce a ball grid array structure.

4. The method of claim 3 , wherein forming a solder layer includes forming a layer including SnAgCu solder.

5. The method of claim 3 , wherein reflowing to produce a ball grid array structure further includes counter diffusion between palladium in the second layer and SnCu in the solder to form a SnNiCuP intermetallic layer.

6. The method of claim 3 , further including reflowing the solder to form an electrical connection between a circuit board and a semiconductor chip.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 15, 2022
From: INTEL CORPORATION
To: TAHOE RESEARCH, LTD.
Reel/Frame 061175/0176 →
CORRECTIVE ASSIGNMENT TO CORRECT THE 4TH AND 5TH ASSIGNORS' NAME PREVIOUSLY RECORDED AT REEL: 016804 FRAME: 0041. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jun 5, 2019
From: TOYAMA, MUNEHIRO; TAI, SIEW FONG; SIM, KIAN SIN; GURUMURTHY, CHARAVANAKUMARA; SELVAMUNIANDY, TAMIL SELVY
To: INTEL CORPORATION
Reel/Frame 050425/0970 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2005
From: TOYAMA, MUNEHIRO; TAI, SIEW FONG; SIM, KIAN SIN; GURUMURTHY, CHARAN K.; SELVAMUNIANDY, SELVY TAMIL
To: INTEL CORPORATION
Reel/Frame 016804/0041 →