IP Library Granted Patent US 8,212,367
Granted Patent B2
US 8,212,367 · App. 11/189,764 · Granted Jul 3, 2012

Integrated circuit die with logically equivalent bonding pads

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,212,367
App. No.
11/189,764
Granted
Jul 3, 2012
Kind
B2
Abstract

An integrated circuit (IC) die includes two bonding pads, that share a common logical function, such as signal input or signal output, separated by the width of the die, and preferably on opposite sides of the die. System-in-package devices are produced by steps including directly electrically connecting one or the other bonding pad to bonding pads of other, functionally different IC dies, with the bonding pads of the other IC dies, to which are connected bonding pads of common logical function of the IC dies of the present invention, being functionally identical but geometrically different. Multchip package devices are produced by stacking the IC dies of the present invention with other IC dies and directly electrically connecting one or the other bonding pad to different bonding pads of the other IC dies.

Claims (14)

1. An integrated circuit die, comprising a plurality of bonding pads, wherein two of said bonding pads, that share a common logical function for a common electrical circuit, are on opposite sides of a same surface of the integrated circuit die, and wherein the remainder of said bonding pads each do not share a logical function with any other of said bonding pads.

2. The integrated circuit die of claim 1 , wherein the integrated circuit die is substantially rectangular, with two long sides and two short sides, and wherein said two bonding pads that share said common logical function are separated by at least about a length of said short sides.

3. The integrated circuit die of claim 2 , wherein said two bonding pads that share said common logical function are separated by at least about a length of said long sides.

4. The integrated circuit die of claim 1 , further comprising an electronic circuit, in said common electrical circuit, that is operationally connected to said two bonding pads that share said common logical function, the electronic circuit being for implementing said logical function.

5. The integrated circuit die of claim 4 , wherein said logical function is signal input, and wherein said electronic circuit includes an input buffer.

6. The integrated circuit die of claim 4 , wherein said logical function is signal output, and wherein said electronic circuit includes an output buffer.

7. The integrated circuit die of claim 1 , further comprising an electrical conductor directly connecting said two bonding pads that share said common logical function.

8. An integrated circuit die, comprising at least three bonding pads, wherein a first and a second said bonding pad share a common first logical function and are on opposite sides of a same surface of the integrated die, and wherein a third said bonding pad has a second logical function different from said first logical function and does not share said second logical function with any other of said bonding pads.

9. The integrated circuit die of claim 8 , wherein the integrated circuit die is substantially rectangular, with two long sides and two short sides, and wherein said first and second bonding pads that share said common first logical function are separated by at least about a length of said short sides.

10. The integrated circuit die of claim 9 , wherein said first and second bonding pads that share said common first logical function are separated by at least about a length of said long sides.

11. The integrated circuit die of claim 8 , further comprising an electronic circuit that is operationally connected to said first and second bonding pads that share said common first logical function, the electronic circuit being for implementing said first logical function.

12. The integrated circuit die of claim 11 , wherein said first logical function is signal input, and wherein said electronic circuit includes an input buffer.

13. The integrated circuit die of claim 11 , wherein said first logical function is signal output, and wherein said electronic circuit includes an output buffer.

14. The integrated circuit die of claim 8 , further comprising an electrical conductor directly connecting said first and second bonding pads that share said common first logical function.

Assignments (6)
CHANGE OF NAME Recorded Jun 10, 2025
From: WESTERN DIGITAL ISRAEL LTD.
To: SANDISK ISRAEL LTD.
Reel/Frame 071587/0836 →
CHANGE OF NAME Recorded Aug 21, 2020
From: SANDISK IL LTD
To: WESTERN DIGITAL ISRAEL LTD
Reel/Frame 053574/0513 →
CHANGE OF NAME Recorded Nov 18, 2008
From: MSYSTEMS LTD
To: SANDISK IL LTD.
Reel/Frame 021853/0780 →
CHANGE OF NAME Recorded Nov 6, 2008
From: M-SYSTEMS FLASH DISK PIONEERS LTD.
To: MSYSTEMS LTD
Reel/Frame 021798/0238 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 6, 2007
From: EREZ, ERAN
To: SANDISK IL LTD.
Reel/Frame 020204/0590 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 27, 2005
From: RONEN, AMIR
To: M-SYSTEMS FLASH DISK PIONEERS, LTD.
Reel/Frame 016816/0796 →