IP Library Granted Patent US 7,412,636
Granted Patent B2
US 7,412,636 · App. 11/208,883 · Granted Aug 12, 2008

Scan string segmentation for digital test compression

Assignee: OC Applications Research LLC
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,412,636
App. No.
11/208,883
Granted
Aug 12, 2008
Kind
B2
Abstract

One may use a new technique to determine the placement of exclusive-ors in each scan string of a chip may achieve improved test vector compression, and one may combine this technique with methods to minimize the overhead of the exclusive-or logic, to eliminate clock enable logic for multiple scan strings, to minimize the changes to existing test logic insertion and scan strings reordering, and to minimize the test vector compression computation time.

Claims (35)

1. A variable scan flip-flop comprising:

a multiplicity of external inputs,

a multiplicity of external outputs,

a scan flip-flop,

an inverter, and

a 2:1 multiplexer;

wherein said 2:1 multiplexer is connected to form an exclusive-or function between a slave latch of said scan flip-flop and one of said external outputs, one of said multiplicity of external inputs being coupled to a control input of said 2:1 multiplexer, said one of said multiplicity of external outputs to be used during a scan operation.

2. A method of constructing a segmented scan string to utilize compressed scan-based test vectors from a scan string comprised of a plurality of traditional scan flip-flops, the method comprising:

a) determining locations of a multiplicity of segment breaks along said scan string;

b) replacing each traditional scan flip-flop with a variable scan flip-flop (VSFF), each VSFF including at least two inputs, S i and I, and at least two outputs, S 0 and T 0 ;

c) for each VSFF at a segment break, connecting the I input of the VSFF to a data 13 in signal of the scan string, leaving the S 0 output of the VSFF unconnected, and connecting the T 0 output of the VSFF to the S i input of a next VSFF of the scan string;

d) for a firs VSFF in the scan string, connecting both of said inputs, S i and I, to said data 13 in sign of said scan string;

e) for a last VSFF in the scan string, connecting said T 0 output of the VSFF to a data 13 out signal of the scan string; for all other VSFFs of the scan string, connecting each unconnected T 0 output of a VSFF to the next unconnected I input of a next VSFF of the scan string;

f) connecting the remaining unconnected I input of one VSFF to a T 0 output of a previous VSFF of the scan string; and

g) for all other VSFFs in the scan string, connecting the S 0 output to the S i input of a next VSFF of the scan string.

3. A method as in claim 2 , wherein a) includes:

i) selecting an integer N, where a number of said flip-flips in said scan string is not greater than 2 N ;

ii) assigning a predetermined number to the first of said flip-flips;

iii) doubling the predetermined number, modulo 2 N ,to obtain a result;

iv) choosing the greater of the result and the result plus one that is unique with respect to any previously-generated numbers, to obtain a chosen number;

v) assigning the chosen number to a next one of said flip-flops;

vi) repeating steps c) through e), using the chosen number as a next predetermined number, until numbers have been assigned to all said flip-flops in said scan string; and

vii) changing the logic of each flip-flop assigned an odd number.

4. A method as in claim 3 , wherein said predetermined number is zero.

5. A method as in claim 3 , wherein said predetermined number is one.

6. A method for segmenting a scan string of flip-flops, the method comprising:

a) selecting an integer N, where a number of said flip-flops in said scan string is not greater than 2 N ;

b) assigning a predetermined number to a first one of said flip-flops;

c) doubling the predetermined number, modulo 2 N , to obtain a result;

d) choosing the greater of the result and the result plus one that is unique with respect to any previously-generated numbers, to obtain a chosen number;

e) assigning the chosen number to a next one of said flip-flops;

f) repeating steps c) through e), using the chosen number as a next predetermined number, until numbers have been assigned to all said flip-flops in said scan string; and

g) changing the logic of each flip-flop assigned an odd number.

7. A method for segmenting a scan string as in claim 6 , wherein said predetermined number is zero.

8. A method for segmenting a scan string as in claim 6 , wherein said predetermined number is one.

Assignments (3)
MERGER Recorded Dec 7, 2010
From: OC APPLICATIONS RESEARCH LLC
To: INTELLECTUAL VENTURES I LLC
Reel/Frame 025467/0063 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 4, 2008
From: ON-CHIP TECHNOLOGIES, INC.
To: OC APPLICATIONS RESEARCH LLC
Reel/Frame 020753/0337 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 23, 2005
From: COOKE, LAURENCE H.
To: ON-CHIP TECHNOLOGIES, INC.
Reel/Frame 016915/0359 →
Continuity (1)
Related Publication 20070168798A1 · Jul 19, 2007