IP Library Granted Patent US 7,099,187
Granted Patent B2
US 7,099,187 · App. 11/225,953 · Granted Aug 29, 2006

Read/write circuit for accessing chalcogenide non-volatile memory cells

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,099,187
App. No.
11/225,953
Granted
Aug 29, 2006
Kind
B2
Abstract

A read/write circuit for accessing chalcogenide non-volatile memory cells is disclosed. The read/write circuit includes a chalcogenide storage element, a voltage limiting circuit, a current-to-voltage converter, and a buffer circuit. The voltage limiting circuit, which is coupled to the chalcogenide storage element, ensures that voltages across the chalcogenide storage element will not exceed a predetermined value during a read operation. During a read operation, the current-to-voltage converter, which is coupled to the voltage limiting circuit, converts a current pulse read from the chalcogenide storage element to a voltage pulse. By sensing the voltage pulse from the current-to-voltage converter, the buffer circuit can determine a storage state of the chalcogenide storage element.

Claims (8)

1. A write circuit for writing data to a non-volatile memory, said write circuit c comprising:

a chalcogenide storage element;

a write control circuit for receiving a write_enable input, a col_write input and a data_in input;

a row decoder circuit, coupled to said chalcogenide storage element, for receiving an address input and a clock input; and

a write current supply circuit, coupled to said write control circuit and said chalcogenide storage element, for writing data to said chalcogenide storage element during a write operation under the control of said write control circuit.

2. The write circuit of claim 1 , wherein said write current supply circuit includes two p-channel transistors.

3. The write circuit of claim 1 , wherein said chalcogenide storage element is capable of changing from an amorphous phase to a crystalline phase, or vice versa, via an application of an appropriate amount of current.

4. The write circuit of claim 3 , wherein current for said chalcogenide storage element to reach said amorphous phase and said crystalline phase are 1 mA and 0.5 mA, respectively.

Assignments (2)
CHANGE OF NAME Recorded Jul 18, 2016
From: CARLOW INNOVATIONS, LLC
To: OVONYX MEMORY TECHNOLOGY, LLC
Reel/Frame 039379/0077 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 8, 2015
From: OVONYX, INC.
To: CARLOW INNOVATIONS LLC
Reel/Frame 037244/0954 →