IP Library Granted Patent US 7,727,831
Granted Patent B2
US 7,727,831 · App. 11/229,524 · Granted Jun 1, 2010

Semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,727,831
App. No.
11/229,524
Granted
Jun 1, 2010
Kind
B2
Abstract

The leakage current generated due to the extension of the depleted layer to the end of the chip is reduced. In MOSFET 100 , the depths of the trenches 112 in the gate pad portion 50 and the circumference portion 70 are larger than the depths of the trenches 111 in the cell region 60 . Therefore, the depleted layer extending from the cell region 60 along the direction toward the gate pad portion 50 or the direction toward the circumference portion 70 is blocked by the presence of the trench 112 . In other words, an extending of the depleted layer can be terminated by disposing the trench 112 , so as to avoid reaching the depleted layer to the end of the semiconductor chip. Accordingly, a leakage current generated from the cell region 60 along the direction toward the end of the semiconductor chip can be reduced.

Claims (22)

1. A semiconductor device having a field effect transistor, comprising:

a semiconductor layer;

a first trench formed in the semiconductor layer;

a gate electrode provided within the first trench via a gate insulating film intervening therebetween;

a second trench formed in the semiconductor layer;

a first insulating film provided in an interior of the second trench;

a protection element provided in the second trench via the first insulating film, the protection element having a first node and a second node;

a second insulating film provided inside the second trench and covering the protection element, the second insulating film having a first via corresponding to the first node and a second via corresponding to the second node;

a source region provided in the semiconductor layer;

a source electrode connected to the source region; and

a drain electrode provided on a back surface of the semiconductor layer,

wherein a bottom surface of the second trench is positioned to be lower than a bottom surface of the first trench, and

wherein the first node of the protection element is electrically connected to the gate electrode via the first via of the second insulating film and the second node of the protection element is connected to the source electrode via the second via of the second insulating film.

2. The semiconductor device according to claim 1 , wherein the first insulating film is thicker than the gate insulating film.

3. The semiconductor device according to claim 1 , wherein the semiconductor device comprises a cell portion and a terminal end provided in a periphery of the cell portion, and has the first trench in the cell portion and has the second trench in the terminal end.

4. The semiconductor device according to claim 1 , further comprising a gate pad electrode electrically connected to the gate electrode.

5. The semiconductor device according to claim 1 , wherein the protection element comprises a diode.

6. The semiconductor device according to claim 1 , wherein the protection element comprises a field effect transistor.

7. The semiconductor device according to claim 1 , wherein said second trench blocks a depleted layer from one of a gate pad portion and a circumferential portion of the semiconductor substrate, said depleted layer being disposed under the first trench.

8. The semiconductor device according to claim 3 , wherein the second trench surrounds a periphery of the cell portion when viewed in plan view.

9. The semiconductor device according to claim 3 , wherein the drain electrode is provided in the cell portion and devoid of the terminal end.

10. The semiconductor device according to claim 8 , wherein a depleted layer of the cell portion is blocked by the second trench.

Assignments (2)
CHANGE OF NAME Recorded Nov 11, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025346/0886 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 3, 2005
From: OHTANI, KINYA
To: NEC ELECTRONICS CORPORATION
Reel/Frame 016978/0755 →