IP Library Granted Patent US 7,436,729
Granted Patent B2
US 7,436,729 · App. 11/242,021 · Granted Oct 14, 2008

Fuse circuit and semiconductor device using fuse circuit thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,436,729
App. No.
11/242,021
Granted
Oct 14, 2008
Kind
B2
Abstract

A fuse circuit uses an electrically writable fuse circuit and comprises a first fuse unit provided with a first electrically writable fuse, and a second fuse unit provided with a second electrically writable fuse, and the state of logical add of the states of the first and second fuse units is used as the output of the electrically writable fuse circuit in the first and second fuse units. Reliability in writing in of the fuse can be improved by using such a fuse circuit for a redundancy decoder circuit or the like.

Claims (3)

1. A redundancy decoder circuit equipped with an electrically writable fuse circuit, the electrically writable fuse circuit comprising a first fuse unit provided with a first electrically writable fuse and a second fuse unit provided with a second electrically writable fuse, wherein an output signal of the fuse circuit is obtained by writing identical information into the first and second fuses and by logically summing the outputs of the first and second fuses, wherein the redundancy decoder circuit selects a redundancy circuit using an address unit having the electrically writable fuse circuit and a logic circuit that judges coincidence/incoincedence between the output signal of the electrically writable fuse circuit and corresponding addresses or enabling bits.

2. The redundancy decoder circuit according to claim 1 , wherein the first and second fuses comprise antifuses.

3. The redundancy decoder circuit according to claim 1 , wherein each of the first and second fuse units further comprises a write-in driver, a read-out circuit and a holding circuit.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 21, 2018
From: LONGITUDE SEMICONDUCTOR S.A.R.L.
To: LONGITUDE LICENSING LIMITED
Reel/Frame 046867/0248 →
CHANGE OF NAME Recorded Aug 24, 2016
From: PS5 LUXCO S.A.R.L.
To: LONGITUDE SEMICONDUCTOR S.A.R.L.
Reel/Frame 039793/0880 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2016
From: PS4 LUXCO S.A.R.L.
To: PS5 LUXCO S.A.R.L.
Reel/Frame 039818/0506 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2014
From: ELPIDA MEMORY, INC.
To: PS4 LUXCO S.A.R.L.
Reel/Frame 032899/0588 →
SECURITY AGREEMENT Recorded Jul 29, 2013
From: PS4 LUXCO S.A.R.L.
To: ELPIDA MEMORY INC.
Reel/Frame 032414/0261 →