IP Library Granted Patent US 7,146,452
Granted Patent B2
US 7,146,452 · App. 11/271,273 · Granted Dec 5, 2006

Multi-port system and method for routing a data element within an interconnection fabric

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,146,452
App. No.
11/271,273
Granted
Dec 5, 2006
Kind
B2
Abstract

The present invention relates generally to a generic fabric interconnect system and method for providing a data path between and among nodes and processing elements within an interconnection fabric. More specifically, there is provided a device accessible by a host processor for expanding access over a first bus to a second bus, the first bus and the second bus each being adapted to separately connect to respective ones of a plurality of bus-compatible devices, each device which comprise a link, a first circuit adapted to couple between the first bus and the link, and a second circuit adapted to couple between the link and the second bus, the first circuit and the second circuit each being operated as a bridge and being operable to (a) send outgoing information serially through said link in a form different from that of the first bus and the second bus (b) approve an initial exchange between the first bus and the second bus in response to pending bus transactions having a characteristic signifying a destination across a device, and (c) allow the host processor, communicating through the first bus, to individually address different selectable ones of the bus-compatible devices on the second bus: (i) using on the first bus substantially the same type of addressing as is used to access devices on the first bus, and (ii) without first employing a second, intervening one of the bus-compatible devices on the second bus.

Claims (2)

1. A switch adapted to couple between (1) a circuit, said circuit in communication with a host processor via a bus and being operated independently as a bridge, capable of supporting PCI Type 0 and Type 1 configuration cycles, and being operable to send outgoing information serially in a form different from that of said bus; and (2) a remote device, wherein said remote device is responsive to PCI configuration cycles originating from said processor and further comprises a storage element adapted to implement a standard PCI configuration space; said switch comprising a plurality of ports, and a storage element adapted to implement a standard PCI configuration space, whereby said switch is responsive to PCI configuration cycles originating from said processor, is operable as an independent bridge, capable of supporting PCI Type 0 and Type 1 configuration cycles, and is adapted to perform address translation.

2. The switch of claim 1 , wherein said switch comprises a segment table.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 23, 2019
From: INTELLECTUAL VENTURES ASSETS
To: SAMSUNG ELECTRONCS CO., LTD.
Reel/Frame 049266/0532 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 14, 2019
From: CALLAHAN CELLULAR L.L.C.
To: INTELLECTUAL VENTURES ASSETS 124 LLC
Reel/Frame 049167/0403 →
MERGER Recorded Jan 12, 2016
From: JINSALAS SOLUTIONS, LLC
To: CALLAHAN CELLULAR L.L.C.
Reel/Frame 037487/0249 →