IP Library Granted Patent US 7,419,847
Granted Patent B2
US 7,419,847 · App. 11/314,347 · Granted Sep 2, 2008

Method for forming metal interconnection of semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,419,847
App. No.
11/314,347
Granted
Sep 2, 2008
Kind
B2
Abstract

A method for forming a metal interconnection of a semiconductor device avoids over-etching and under-etching through the use of the “self-stop” function of a nitridation layer, to prevent the occurrence of openings and voids in a copper interconnection and to obtain a constant trench depth. The method includes forming nitride films on a semiconductor substrate by primary annealing, the semiconductor substrate being provided with a first IMD film and a tungsten plug; depositing a second IMD film on the semiconductor substrate on which the nitride films are formed; depositing a photoresist on the second IMD film and patterning the photoresist; etching the second IMD film using the patterned photoresist to form a trench; removing the nitride films using a chemical; depositing a copper barrier metal film and a copper seed layer in the trench from which the nitride films are removed, and depositing copper; secondarily annealing the substrate on which the copper is deposited; and planarizing the secondarily annealed substrate by chemical-mechanical polishing.

Claims (33)

1. A method for forming a metal interconnection of a semiconductor device, comprising:

providing a semiconductor substrate with a first IMD film and a tungsten plug;

forming a silicon nitride film and a tungsten nitride film on the first IMD and the tungsten plug by primary annealing;

depositing a second IMD film on the nitride films;

depositing a photoresist on the second IMD film;

patterning the photoresist to form a trench;

etching the second IMD film using the patterned photoresist;

removing a portion of the nitride films in the trench; and

removing the photoresist.

2. The method of claim 1 , further comprising:

depositing a copper barrier metal film and a copper seed layer in the trench from which the nitride films are removed;

depositing copper;

secondary annealing the substrate on which the copper is deposited; and

planarizing the secondary annealed substrate.

3. The method of claim 1 , wherein the first IMD film is made of silicon.

4. The method of claim 1 , wherein the silicon nitride film is formed on the first IMD film and the tungsten nitride film is formed on the tungsten plug by said primary annealing.

5. The method of claim 1 , wherein the nitride films are formed using any one of N 2 , NH 3 , and a material that can be nitrified with a lower layer.

6. The method of claim 1 , wherein the primary annealing process is performed at a temperature between about 200° C. and about 700° C. using one of a rapid thermal process and a furnace.

7. The method of claim 1 , wherein the portion of the nitride films is removed using a chemical compound of H 2 SO 4 , H 2 O 2 , and NH 3 .

8. The method of claim 2 , wherein planarizing the secondary annealed substrate is performed by chemical-mechanical polishing.

9. The method of claim 1 , wherein the etching the second IMD film is performed by dry etching.

10. The method of claim 1 , wherein removing the portion of the nitride films is performed by wet etching.

11. The method of claim 9 , wherein the nitride films are an etch stop for the dry etching.

12. The claim method of claim 10 , wherein the first IMD film and the tungsten plug are etch stops for the wet etching.

13. A semiconductor device, comprising:

a first IMD layer;

a tungsten plug in the first IMD layer;

a silicon nitride layer on the first IMD layer and a tungsten nitride film on the tungsten plug;

a second IMD layer on the silicon and tungsten nitride layers;

a trench in the second IMD layer and on a portion of the nitride layers;

a barrier metal layer in the trench; and

a copper plug in the trench on the barrier metal layer.

14. The semiconductor device of claim 13 , wherein a bottom of the trench is on the tungsten plug and the first IMD layer.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 27, 2021
From: CAVIUM INTERNATIONAL
To: MARVELL ASIA PTE LTD.
Reel/Frame 057336/0873 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 25, 2021
From: MARVELL TECHNOLOGY CAYMAN I
To: CAVIUM INTERNATIONAL
Reel/Frame 057279/0519 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2021
From: INPHI CORPORATION
To: MARVELL TECHNOLOGY CAYMAN I
Reel/Frame 056649/0823 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 24, 2017
From: DONGBU HITEK, CO., LTD.
To: INPHI CORPORATION
Reel/Frame 041376/0258 →
CORRECTIVE ASSIGNMENT TO CORRECT REMOVE PATENT NO. 878209 FROM EXHIBIT B PREVIOUSLY RECORDED AT REEL: 034009 FRAME: 0157. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 24, 2014
From: DONGBU HITEK, CO., LTD.
To: INPHI CORPORATION
Reel/Frame 034087/0097 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 15, 2014
From: DONGBU HITEK, CO., LTD.
To: INPHI CORPORATION
Reel/Frame 034009/0157 →