IP Library Patent Application 11319483
Patent Application
App. No. 11/319,483

Manufacturing isolation layer in CMOS image sensor

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
11/319,483
Abstract

A method of manufacturing an isolation layer in a CMOS image sensor injects oxygen and P-type ions into a device isolation region without etching damage and performs a heating process to form a device isolation layer in a semiconductor substrate. An ion injection mask layer is formed that exposes a device isolation region on a low concentration first conductive type semiconductor substrate. Oxygen ions are injected into the semiconductor substrate using the mask layer. A heating process is performed to form an oxide layer in the device isolation region. A gate insulating layer is formed on the semiconductor substrate and a gate electrode is formed on the gate insulating layer. A low concentration second conductive type diffusion region is formed in a photodiode region. A high concentration second conductive type diffusion region is formed at both sides of the gate electrode in the semiconductor substrate. A first conductive type diffusion region haying a concentration higher than that of the semiconductor substrate is formed on the low concentration second conductive type diffusion region in the semiconductor substrate.

Claims (25)

1 . A method of manufacturing an isolation layer in a CMOS image sensor, comprising:

forming an ion injection mask layer that exposes a device isolation region on a semiconductor substrate;

injecting oxygen ions into the semiconductor substrate using the mask layer; and

performing a heating process to form an oxide layer in the device isolation region.

2 . The method according to claim 1 , further comprising injecting P-type impurities into the semiconductor substrate using the mask layer.

3 . The method according to claim 2 , wherein the P-type impurities are injected at a concentration higher than that of the semiconductor substrate.

4 . The method according to claim 1 , further comprising injecting impurities into the semiconductor substrate using the mask layer.

5 . The method according to claim 4 , wherein the semiconductor substrate is of a first conductivity and wherein the injected impurities are of a second conductivity.

6 . The method according to claim 1 , further comprising.

forming a gate insulating layer on the semiconductor substrate;

forming a gate electrode on the gate insulating layer;

forming a low concentration second conductive type diffusion region in a photodiode region;

forming a high concentration second conductive type diffusion region at both sides of the gate electrode in the semiconductor substrate; and

forming a first conductive type diffusion region having a concentration higher than that of the semiconductor substrate on the low concentration second conductive type diffusion region in the semiconductor substrate

7 . A method of manufacturing an isolation layer in a CMOS image sensor, comprising:

forming an ion injection mask layer that exposes a device isolation region on a low concentration first conductive type semiconductor substrate;

injecting oxygen ions into the semiconductor substrate using the mask layer;

performing a heating process to form an oxide layer in the device isolation region;

forming a gate insulating layer on the semiconductor substrate and forming a gate electrode on the gate insulating layer;

forming a low concentration second conductive type diffusion region in a photodiode region;

forming a high concentration second conductive type diffusion region at both sides of the gate electrode in the semiconductor substrate; and

forming a first conductive type diffusion region having a concentration higher than that of the semiconductor substrate on the low concentration second conductive type diffusion region in the semiconductor substrate.

8 . The method according to claim 7 , wherein the low concentration N-type diffusion region is formed in the photodiode region by an ion implantation process using an energy of about 150-250 KeV.

9 . The CMOS image sensor manufactured according to the method at claim 1 .

10 . The CMOS image sensor manufactured according to the method of claim 7.

Assignments (2)
CHANGE OF NAME Recorded Jun 15, 2006
From: DONGBUANAM SEMICONDUCTOR INC.
To: DONGBU ELECTRONICS CO., LTD.
Reel/Frame 018176/0351 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 29, 2005
From: HWANG, JOON
To: DONGBUANAM SEMICONDUCTOR, INC.
Reel/Frame 017395/0400 →