Using asymmetric lanes dynamically in a multi-lane serial link
View Patent ↗A method, device, and system are disclosed. In one embodiment, the method comprises transitioning one or more lanes of a multi-lane serial link from a fully operational power state to a low power state and keeping one or more other lanes of the multi-lane serial link in the fully operational power state to allow one or more data transfers across the remaining operational lanes in the link.
1. A system, comprising:
a multi-lane serial link coupling a first device to a second device;
the first device coupled to the link, the first device comprising logic to:
transition one or more transmitting lanes of the link from a fully operational power state to a low power state;
keep one or more transmitting lanes of the link in the fully operational power state;
transmit data across the link on just the one or more transmitting lanes of the link kept in the fully operational power state; and
send one or more communication packets to the second device indicating it is capable of at least transitioning one or more transmitting lanes from the fully operational power state to the low power state, keeping one or more transmitting lanes in the fully operational power state, and transmitting data across the link on just the one or more transmitting lanes of the link kept in the fully operational power state; and
the second device comprising logic to:
detect the transition of the one or more lanes of the link from the fully operational power state to the low power state;
upon detection, modify its data receiving capabilities to receive data on just the one or more transmitting lanes of the link kept in the fully operational power state; and
send one or more communication packets to the first device indicating it is capable of at least detecting the transition of one or more lanes from the fully operational power state to the low power state, and upon detection, modifying its data receiving capabilities to receive data on just the one or more transmitting lanes of the link kept in the fully operational power state.
2. The system of claim 1 , wherein the multi-lane serial link is a PCI-Express link.
3. The system of claim 2 , wherein the low power state is the L0s power state and the fully operational power state is the L0 power state.
4. The system of claim 3 , wherein the first device further comprises logic to transmit one or more UpdateFC flow control packets on the one or more lanes kept in the L0 power state.
5. The system of claim 4 , wherein the second device further comprises logic to receive the one or more UpdateFC flow control packets on the one or more lanes kept in the L0 power state.
6. The system of claim 3 , wherein the first device further comprises logic to:
send electrical idle ordered sets (EIOS) on the one or more lanes transitioning from the L0 power state to the L0s power state; and
send an idle pattern on the one or more lanes remaining in the L0 power state.
7. The system of claim 6 , wherein logic to detect the transition of one or more lanes of the link from the L0 power state to the L0s power state further comprises logic to detect electrical idle ordered sets (EIOS) on the one or more lanes transitioning from the L0 power state to the L0s power state.
8. The system of claim 3 , wherein the first device further comprises logic to:
after the transition of the one or more lanes of the multi-lane PCI-Express link to the L0s power state, transition at least one of the one or more lanes of the multi-lane PCI-Express link in the L0s power state back to the L0 power state.
9. The system of claim 8 , wherein logic to transition at least one of the one or more lanes of the multi-lane PCI-Express link in the L0s power state back to the L0 power state further comprises logic to:
send one or more fast training sets (FTS) on the at least one of the one or more lanes in the L0s power state; and
send one or more skip ordered sets (SOS) on the at least one of the one or more lanes in the L0s power state.
10. The system of claim 3 , further comprising:
the first device comprising logic to set a capabilities register to indicate it is capable of at least transitioning one or more transmitting lanes from an L0 power state to an L0s power state, keeping one or more transmitting lanes in an L0 power state, and transmitting data across the link on just the one or more transmitting lanes of the link kept in the L0 power state; and
the second device comprising logic to set a capabilities register to indicate it is capable of at least detecting the transition of one or more lanes from an L0 power state to an L0s power state, and upon detection, modifying its data receiving capabilities to receive data on just the one or more transmitting lanes of the link kept in the L0 power state.