IP Library Granted Patent US 8,153,515
Granted Patent B2
US 8,153,515 · App. 11/325,735 · Granted Apr 10, 2012

Methods of fabricating strain balanced nitride heterojunction transistors

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,153,515
App. No.
11/325,735
Granted
Apr 10, 2012
Kind
B2
Abstract

A nitride based heterojunction transistor includes a substrate and a first Group III nitride layer, such as an AlGaN based layer, on the substrate. The first Group III-nitride based layer has an associated first strain. A second Group III-nitride based layer, such as a GaN based layer, is on the first Group III-nitride based layer. The second Group III-nitride based layer has a bandgap that is less than a bandgap of the first Group III-nitride based layer and has an associated second strain. The second strain has a magnitude that is greater than a magnitude of the first strain. A third Group III-nitride based layer, such as an AlGaN or AlN layer, is on the GaN layer. The third Group III-nitride based layer has a bandgap that is greater than the bandgap of the second Group III-nitride based layer and has an associated third strain. The third strain is of opposite strain type to the second strain. A source contact, a drain contact and a gate contact may be provided on the third Group III-nitride based layer. Nitride based heterojunction transistors having an AlGaN based bottom confinement layer, a GaN based channel layer on the bottom confinement layer and an AlGaN based barrier layer on the channel layer, the barrier layer having a higher concentration of aluminum than the bottom confinement layer, are also provided. Methods of fabricating such transistor are also provided.

Claims (45)

1. A method of fabricating a nitride based heterojunction transistor structure, comprising:

providing a buffer layer on a substrate;

providing a substantially unstrained AlGaN based layer on the buffer layer;

providing a compressive strained GaN based layer on the substantially unstrained AlGaN based layer; and

providing a tensile strained AlGaN based layer on the compressive strained GaN based layer.

2. The method of claim 1 , wherein the step of providing a tensile strained AlGaN based layer comprises the step of providing a tensile strained AlGaN based layer having a predefined tensile strain on the compressive strained GaN based layer, the predefined tensile strain providing a tensile strain such that a total strain energy of the compressive strained GaN based layer and the tensile strained AlGaN based layer is about zero.

3. The method of claim 2 , wherein the predefined tensile strain is provided by adjusting at least one of a thickness of the tensile strained AlGaN based layer, a composition of the substantially unstrained AlGaN based layer and/or an aluminum concentration in the tensile strained AlGaN based layer to provide the predefined tensile strain.

4. The method of claim 2 , wherein the total strain energy comprises a linear summation of strain energies.

5. The method of claim 2 , wherein the total strain energy comprises a weighted summation of strain energies.

6. The method of claim 2 , wherein the total strain energy comprises a weighted sum of squares of the strain energy.

7. The method of claim 1 , wherein the step of providing a substantially unstrained AlGaN based layer comprises the steps of:

providing three dimensional islands of AlGaN based material on the substrate; and

growing the AlGaN based material so that the AlGaN based material coalesces between the three dimensional islands to provide the substantially unstrained AlGaN based layer.

8. The method of claim 1 , wherein the step of providing a substantially unstrained AlGaN based layer comprises providing a substantially unstrained short period super-lattice of AlN and GaN based layers.

9. The method of claim 1 , wherein the step of providing a substantially unstrained AlGaN based layer comprises providing a substantially unstrained short period super-lattice of AlN and GaN layers.

10. The method of claim 1 , wherein the step of providing a substantially unstrained AlGaN based layer comprises providing a substantially unstrained AlInGaN layer.

11. The method of claim 1 , further comprising the step of providing a tensile strained AlN layer on the GaN based layer and disposed between the GaN based layer and the tensile strained AlGaN based layer.

12. The method of claim 1 , wherein the step of providing a tensile strained AlGaN based layer comprises providing a tensile strained AlGaN layer.

13. The method of claim 1 , wherein the step of providing a tensile strained AlGaN based layer comprises providing a tensile strained AlInGaN layer.

14. The method of claim 1 , wherein the step of providing a tensile strained AlGaN based layer comprises providing a tensile strained AlGaN based layer having a thickness of at least 10 nm.

15. The method of claim 1 , wherein the step of providing a compressive strained GaN based layer comprises providing a compressive strained GaN based layer having a thickness of from about 30 Å to about 300 Å.

16. The method of claim 1 , wherein the step of providing a compressive strained GaN based layer comprises providing a compressive strained GaN based layer having a thickness of greater than about 500 Å.

17. The method of claim 1 , wherein the step of providing a substantially unstrained AlGaN based layer comprises providing a substantially unstrained AlGaN based layer having a first aluminum concentration and the step of providing a tensile strained AlGaN based layer comprises providing a tensile strained AlGaN based layer having a second aluminum concentration different from the first aluminum concentration.

18. The method of claim 17 , wherein the second aluminum concentration is greater than the first aluminum concentration.

19. The method of claim 1 , wherein the step of providing a tensile strained AlGaN based layer comprises providing a tensile strained AlGaN based layer having a thickness and aluminum concentration large enough to induce formation of a 2D electron gas at the interface with the compressive strained GaN based layer, but less than a thickness at which cracking or defect formation occurs.

20. A method of fabricating a nitride based heterojunction transistor, comprising:

providing an n-type AlGaN based bottom confinement layer having a first strain associated therewith on a substrate;

providing an n-type GaN based channel layer on the bottom confinement layer, wherein the GaN based channel layer is formed to a thickness of from about 30 Å to about 300 Å and has a second strain associated therewith, the second strain having a magnitude that is greater than a magnitude of the first strain; and

providing an n-type or undoped AlGaN based barrier layer on the channel layer, the barrier layer having a higher concentration of aluminum than the bottom confinement layer, wherein a two dimensional electron gas is formed at an interface between the barrier layer and the channel layer and wherein the AlGaN based barrier layer has a third strain associated therewith, the third strain being of opposite strain type to the second strain.

21. The method of claim 20 , wherein the barrier layer is formed to a thickness of at least about 10 nm.

22. The method of claim 20 , wherein the step of providing an AlGaN based bottom confinement layer comprises providing an AlGaN based bottom confinement layer on a silicon carbide substrate.

23. The method of claim 22 , further comprising providing an AlN buffer layer on the silicon carbide substrate and wherein the step of providing an AlGaN based bottom confinement layer comprises providing an AlGaN based bottom confinement layer on the buffer layer.

24. The method of claim 20 , wherein the step of providing an AlGaN based bottom confinement layer comprises providing a graded AlGaN based layer.

25. The method of claim 20 further comprising providing a GaN based contact layer on the barrier layer.

26. The method of claim 20 , wherein the bottom confinement layer has an aluminum concentration of greater than about 10%.

27. The method of claim 20 , wherein the barrier layer has an aluminum concentration of greater than about 20%.

28. The method of claim 20 , further comprising the step of providing an AlN layer on the GaN based layer and disposed between the GaN based channel layer and the AlGaN based barrier layer.

29. A method of fabricating a Group III-nitride based heterojunction transistor structure, comprising:

providing a buffer layer on a substrate;

providing a first Group III-nitride based layer on the buffer layer, the first Group III-nitride based layer having a first strain associated therewith;

providing a second Group III-nitride based layer on the first Group III-nitride based layer, the second Group III-nitride based layer having a bandgap that is less than a bandgap of the first Group III-nitride based layer and having a second strain associated therewith, the second strain having a magnitude that is greater than a magnitude of the first strain; and

providing a third Group III-nitride based layer on the second Group III-nitride based layer opposite the first Group III-nitride based layer, the third Group III-nitride based layer having a bandgap that is greater than the bandgap of the second Group III-nitride based layer and having a third strain associated therewith, the third strain being of opposite strain type to the second strain.

30. The method of claim 29 , wherein the step of providing a first Group III-nitride based layer comprises providing an Al x Ga 1-x N layer, where 0<x<1.

31. The method of claim 29 , wherein the step of providing a second Group III-nitride based layer comprises providing a GaN layer.

32. The method of claim 30 , wherein the step of providing a third Group III-nitride based layer comprises providing an AlN layer.

Assignments (2)
RELEASE OF SECURITY INTEREST IN INTELLECTUAL PROPERTY COLLATERAL AT REEL/FRAME NO. 64185/0755 Recorded Sep 30, 2025
From: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: WOLFSPEED, INC.
Reel/Frame 072989/0001 →
SECURITY INTEREST Recorded Jun 30, 2023
From: WOLFSPEED, INC.
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION
Reel/Frame 064185/0755 →