IP Library › Granted Patent US 7,468,926
Granted Patent B2
US 7,468,926 · App. 11/335,321 · Granted Dec 23, 2008

Partial erase verify

Assignee: Saifun Semiconductors Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,468,926
App. No.
11/335,321
Granted
Dec 23, 2008
Kind
B2
Abstract

A method for erasing memory cells in a memory array, the method including applying an erase pulse to bits of a cell ensemble of a memory cell array, and performing an erase verification operation only on a subgroup of the cell ensemble being erased to check if the memory cells threshold voltage (Vt) has been lowered to an erase verify (EV) voltage level.

Claims (11)

1. A method for erasing memory cells in a memory array, the method comprising: applying an erase pulse to bits of a cell ensemble of a memory cell array; and designating the entire cell ensemble as erase verified once an erase verification operation on a subgroup of the cell ensemble being erased indicates a memory cell threshold voltage (Vt) of each cell in the subgroup has reached an erase verify (EV) voltage level.

2. The method according to claim 1 , wherein the entire cell ensemble is verified as being erased only after the subgroup has been verified as being erased.

3. The method according to claim 1 , wherein the subgroup is verified as being erased to a level lower than the target EV level, in order to insure that the entire cell ensemble has been erased, even though not all the cells have been verified as such.

4. The method according to claim 1 , further comprising minimizing verification time overhead.

5. The method according to claim 1 , wherein performing the erase verification operation is done after clustering said subgroup to a subset of word lines to reduce switching overhead.

6. The method according to claim 1 , and further comprising increasing a set margin between a read level and the erase verify level.

7. The method according to claim 1 , further comprising increasing a set margin between a read level and the erase verify and program verify levels.

8. The method according to claim 1 , further comprising applying an erase pulse to a plurality of subgroups of said cell ensemble, but not performing erase verification operations on all of said subgroups.

9. The method according to claim 1 , further comprising checking that a number of bits have passed a set level, and producing a high probability that the entire cell ensemble has been passed erase verification, even though only a subgroup of cells have been physically verified as passing erase verification.

10. The method according to claim 9 , further including applying extra erase pulses after erase verification has been completed.

11. The method according to claim 9 , where the subgroup of the cell ensemble which is erase verified is alternated between all the subgroups comprising the cell ensemble, regularly, periodically or randomly from erase operation to erase operation.

Assignments (4)
RELEASE OF SECURITY INTEREST Recorded Mar 16, 2022
From: MUFG UNION BANK, N.A.
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 059410/0438 →
CORRECTIVE ASSIGNMENT TO CORRECT THE FOLLOWING NUMBERS 6272046,7277824,7282374,7286384,7299106,7337032,7460920,7519447 PREVIOUSLY RECORDED ON REEL 039676 FRAME 0237. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Oct 16, 2018
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MORGAN STANLEY SENIOR FUNDING
Reel/Frame 047797/0854 →
SECURITY INTEREST Recorded Aug 15, 2016
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039676/0237 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 8, 2006
From: SHAPPIR, ASSAF; EISEN, SHAI
To: SAIFUN SEMICONDUCTORS LTD.
Reel/Frame 017741/0910 →
Continuity (2)
Provisional Application 6064456900 · Jan 19, 2005
Related Publication 20060158940A1 · Jul 20, 2006