Reconfigurable address generation circuit for image processing, and reconfigurable LSI comprising the same
View Patent ↗A reconfigurable address generation circuit for image processing is configured to an arbitrary state based on configuration data generates a read address for reading out image data of pixel units having a plurality of rows and columns from a memory which stores image data. As the configuration data, there are set a X, Y count end value of the read out pixel unit, a width value of the image in the memory, and edge information for clip processing. The address generation circuit has X counter; Y counter; an X, Y clip processing circuits which convert the count value of the X, Y counter according to the left, right top and bottom edge information; and an address calcuration circuit which generates the reading out address, based on the count values from the X and Y clip processing circuits and the width value.
1. A reconfigurable address generation circuit for image processing, which is configured to an arbitrary state based upon configuration data, and which generates a read address for reading out image data of pixel units having a plurality of rows and columns from a memory which stores image data of an enlarged block, having a block including at least a partial pixel group within a frame, and pixels surrounding the block, wherein
as the configuration data, there are set a X count end value corresponding to a number of columns of the read out pixel unit and a Y count end value corresponding to a number of rows of the read out pixel unit, a width value which indicates the number of columns of the enlarged block, and edge information which indicates an edge, for which clip processing is performed on the read out pixel unit,
the address generation circuit comprising:
an X counter which counts repeatedly up to the X count end value;
a Y counter which counts up to the Y count end value in response to a carry signal of the X counter;
an X clip processing circuit which converts the count value of the X counter according to the left and right edge information;
a Y clip processing circuit which converts the count value of the Y counter according to the top and bottom edge information; and
an address calculation circuit which generates the reading out address, based upon the count values from the X and Y clip processing circuits and the width value.
2. The address generation circuit for image processing according to claim 1 , wherein
as the configuration data, a clip value which specifies a position for clip processing is set;
the X clip processing circuit, if the edge information relates to the left edge, converts the count value of the X counter to the clip value when the count value is smaller than the clip value, and, if the edge information relates to the right edge, converts the count value of the X counter to the clip value when the count value is greater than the clip value; and
the Y clip processing circuit, if the edge information relates to the top edge, converts the count value of the Y counter to the clip value when the count value is smaller than the clip value, and, if the edge information relates to the bottom edge, converts the count value of the Y counter to the clip value when the count value is greater than the clip value.
3. The address generation circuit for image processing according to claims 1 , wherein, as the configuration data, position information of the read out pixel unit within the enlarged block is further set,
the address generation circuit further comprising an adding circuit which adds the position information to output count values of the clip processing circuit.
4. The address generation circuit for image processing according to claim 1 , wherein the edge information is set to a value for instructing clip processing, if the read out pixel unit touches any of the left, right, top, or bottom edge of the frame.
5. The address generation circuit for image processing according to claim 1 , wherein the edge information is set to a value for instructing clip processing, if a predetermined condition is satisfied.
6. A reconfigurable address generation circuit for image processing, which is configured into an arbitrary state based upon configuration data, and which generates a read address for reading out image data of pixel units having a plurality of rows and columns from a memory which stores image data, wherein
as the configuration data, there are set a X count end value corresponding to a number of columns of the read out pixel unit and a Y count end value corresponding to a number of rows of the read out pixel unit, a width value which indicates the number of columns of the image in the memory, and edge information which indicates an edge, for which clip processing is performed on the read out pixel unit,
the address generation circuit comprising:
an X counter which counts repeatedly up to the X count end value;
a Y counter which counts up to the Y count end value in response to a carry signal of the X counter;
an X clip processing circuit which converts the count value of the X counter according to the left and right edge information;
a Y clip processing circuit which converts the count value of the Y counter according to the top and bottom edge information; and
an address calculation circuit which generates the reading out address, based upon the count values from the X and Y clip processing circuits and the width value.
7. The address generation circuit for image processing according to claim 6 , wherein
as the configuration data, a clip value which specifies a position for clip processing is set;
the X clip processing circuit, if the edge information relates to the left edge, converts the count value of the X counter to the clip value when the count value is smaller than the clip value; and, if the edge information relates to the right edge, converts the count value of the X counter to the clip value when the count value is greater than the clip value; and
the Y clip processing circuit, if the edge information relates to the top edge, converts the count value of the Y counter to the clip value when the count value is smaller than the clip value; and, if the edge information relates to the bottom edge, converts the count value of the Y counter to the clip value when the count value is greater than the clip value.
8. The address generation circuit for image processing according to claim 6 , wherein, as the configuration data, position information of the read out pixel unit within the image of the memory is set;
the address generation circuit further comprising an adding circuit which adds the position information to output count values of the clip processing circuit.
9. A reconfigurable Large Scale Integrated Circuit, comprising:
the address generation circuit for image processing according to any of claims 1 through 8 , and
a state control circuit which generates the configuration data.