IP Library Granted Patent US 7,741,201
Granted Patent B2
US 7,741,201 · App. 11/371,082 · Granted Jun 22, 2010

Semiconductor device and method of manufacturing a gate stack

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,741,201
App. No.
11/371,082
Granted
Jun 22, 2010
Kind
B2
Abstract

The semiconductor device includes a semiconductor substrate, a gate insulating film formed in contact with an upper side of the semiconductor substrate, and a gate electrode formed on the upper side of the gate insulating film and made of metal nitride or metal nitride silicide. A buffer layer for preventing diffusion of nitrogen and silicon is interposed between the gate insulating film and the gate electrode. Preferably, the buffer layer has a thickness of 5 nm or less. In the case where gate electrode contains Ti elements, and the gate insulating film contains Hf elements, the buffer layer preferably contains a titanium film.

Claims (13)

1. A method of manufacturing a semiconductor device, comprising the steps of:

forming a gate structure on a surface of a semiconductor substrate, the gate structure including

a gate insulation film having hafnium elements and oxygen elements,

a gate electrode having a titanium nitride film, and

a layer being provided between the gate insulation film and the gate electrode, and having a titanium film not including nitrogen elements, oxygen elements and silicon elements;

forming a source region and a drain region in the surface of the semiconductor substrate, the gate structure located above a region between the source and drain; and

performing a heat treatment on the semiconductor substrate after forming the gate structure.

2. The method of manufacturing the semiconductor device according to claim 1 , wherein the gate structure includes an insulation film being in direct contact with the gate electrode after performing the heat treatment, the insulation film having hafnium elements, titanium elements and the oxygen elements.

3. The method of manufacturing the semiconductor device according to claim 1 , wherein the titanium film having a first surface being in direct contact with the titanium nitride film and a second surface being in direct contact with the gate insulation film.

4. The method of manufacturing the semiconductor device according to claim 1 , wherein the gate insulation film does not include titanium elements.

5. The method of manufacturing the semiconductor device according to claim 4 , wherein the gate insulation film does not include nitrogen elements.

6. The method of manufacturing the semiconductor device according to claim 5 , wherein the gate insulation film does not include silicon elements.

7. The method of manufacturing the semiconductor device according to claim 1 , wherein the layer has a thickness of 5 nm or less.

Assignments (4)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
MERGER Recorded Aug 31, 2010
From: RENESAS TECHNOLOGY CORP.
To: NEC ELECTRONICS CORPORATION
Reel/Frame 024906/0631 →
CHANGE OF NAME Recorded Aug 31, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 024906/0667 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 9, 2006
From: YUGAMI, JIRO; INOUE, MASAO; MORI, KENICHI; SAKASHITA, SHINSUKE
To: RENESAS TECHNOLOGY CORP.
Reel/Frame 017670/0851 →