IP Library Granted Patent US 7,238,605
Granted Patent B2
US 7,238,605 · App. 11/376,795 · Granted Jul 3, 2007

Circuit structures and methods of forming circuit structures with minimal dielectric constant layers

Assignee: Intel Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,238,605
App. No.
11/376,795
Granted
Jul 3, 2007
Kind
B2
Abstract

An apparatus including a contact point formed on a device layer of a circuit substrate or an interconnect layer on the substrate; a first dielectric material; and a different second polymerizable dielectric material on the substrate and separated from the device layer or the interconnect layer by the first dielectric material following polymerization, the second dielectric material comprising a glass transition temperature of at least 250° C. and a thermal decomposition temperature of at least 400° C. A method including depositing a dielectric material and thermally treating the dielectric material at a temperature greater than the thermal decomposition temperature.

Claims (21)

1. An apparatus comprising:

a contact point formed on a device layer of a circuit substrate or an interconnect layer on the circuit substrate;

a first dielectric material in direct contact with the circuit substrate or the interconnect layer;

a different second polymerizable dielectric material on the first dielectric material and in direct contact with the first material wherein, following polymerization, the second dielectric material comprises a glass transition temperature of at least 250° C. and a thermal decomposition temperature of at least 400° C.; and

a conductive region extending from the second dielectric material and the first dielectric material to reach the contact point.

2. The apparatus of claim 1 , wherein the second dielectric material, after polymerization, comprises an elastic modulus greater than 3 GPa.

3. The apparatus of claim 1 , wherein the second dielectric material comprises a polycyanurate moiety.

4. The apparatus of claim 1 , wherein after a thermal treatment at a temperature greater than a thermal decomposition temperature of the second dielectric material, the second dielectric material comprises a residue of a volume less than a volume of the second dielectric material prior to exposure to the thermal decomposition temperature.

5. The apparatus of claim 1 , wherein the conductive region is formed by a trench and a via beneath the trench, both filled with a conductive material.

6. A method comprising:

depositing a first dielectric material on a circuit substrate comprising a device layer or a device layer and at least one interconnect layer;

depositing a different second polymerizable dielectric material on the first dielectric material and in direct contact with the first dielectric material, the second dielectric material comprising a glass transition temperature of at least 250° C. and a thermal decomposition temperature of at least 400° C.;

forming a conductive region extending from the second dielectric material and the first dielectric material to reach the contact point; and

thermally treating the substrate at a temperature greater than the thermal decomposition temperature of the second dielectric material.

7. The method of claim 6 , further comprising, following depositing, polymerizing at least a portion of the second dielectric material.

8. The method of claim 7 , wherein the second dielectric material is separated from the substrate by the first dielectric material.

9. The method of claim 7 , wherein after polymerizing, the second dielectric material comprises an elastic modulus greater than 3.

10. The method of claim 9 , wherein the second dielectric material comprises a polycyanurate moiety.

11. The method of claim 9 , wherein forming a conductive region comprises:

forming a trench and a via beneath the trench; and

filling the trench and the via with a conductive material.

Assignments (1)
CONFIRMATORY LICENSE Recorded Jan 29, 2025
From: UNIVERSITY OF SOUTH FLORIDA
To: NATIONAL SCIENCE FOUNDATION
Reel/Frame 070041/0921 →
Continuity (2)
Continuation 1067633800 · Sep 30, 2003
Related Publication 20060157814A1 · Jul 20, 2006