IP Library Granted Patent US 7,515,369
Granted Patent B2
US 7,515,369 · App. 11/388,377 · Granted Apr 7, 2009

Information recording and reproducing apparatus and method, and signal decoding circuit for performing timing recovery

Assignee: Fujitsu Limited
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,515,369
App. No.
11/388,377
Granted
Apr 7, 2009
Kind
B2
Abstract

A timing recovery unit detects a phase offset and a frequency offset from a head area of reproduction data and initially corrects them. The timing recovery unit stores data in which a head reproduction signal has been made to be discrete by a fixed clock into a buffer. A phase offset detector detects the phase offset from the data head area in parallel with the operation for writing the data into the buffer. At the same time, a frequency offset detector detects the frequency offset from the data head area in parallel with the operation for writing the data into the buffer. A correction value of the detected phase offset and a correction value of the detected frequency offset are initially set into a digital PLL. While the data is read out from the buffer, a frequency lead-in and a phase lead-in are executed in the head area.

Claims (13)

1. An information recording and reproducing apparatus for recording and reproducing information onto/from a magnetic recording medium, comprising:

an A/D converter which inputs a read signal of a symbol rate and outputs a sampling signal that is asynchronously oversampled;

an oversampling equalizer which waveform-equalizes said oversampled sampling signal;

a timing recovery unit having an interpolating filter which interpolates said equalization signal and down-samples it to the symbol rate; and

a training circuit which, when a discrimination error between an output signal of said interpolating filter and the symbol rate obtained from a discrimination signal of a discriminator is fed back to training of said oversampling equalizer, inversely interpolates said discrimination error multiplying by the tap factor of said interpolating filter entered via the delay circuit and outputs the result to said oversampling equalizer via a factor updating circuit.

2. A signal decoding circuit for recording and reproducing information onto/from a magnetic recording medium, comprising:

an A/D converter which inputs a read signal of a symbol rate and outputs a sampling signal that is asynchronously oversampled;

an oversampling equalizer which waveform-equalizes said oversampled sampling signal;

a timing recovery unit having an interpolating filter which interpolates said equalization signal and down-samples it to the symbol rate; and

a training circuit which, when a discrimination error between an output signal of said interpolating filter and the symbol rate obtained from a discrimination signal of a discriminator is fed back to training of said oversampling equalizer, inversely interpolates said discrimination error multiplying by the tap factor of said interpolating filter entered via the delay circuit and outputs the result to said oversampling equalizer via a factor updating circuit.

3. An equalizer training method of an information recording and reproducing apparatus which records and reproduces information onto/from a magnetic recording medium, oversamples a reproduced read signal by a fixed clock, equalizes the signal by an equalizer, thereafter, interpolates the signal by an interpolating filter, down-samples the signal to a symbol rate, and discriminates it, comprising the steps of:

obtaining a discrimination error between said interpolated signal and the symbol rate from a discrimination signal; and

when said discrimination error is fed back to training of said equalizer, inversely interpolating said discrimination error by multiplying by the tap factor of said interpolating filter entered via the delay circuit and outputting the result to said oversampling equalizer via a factor updating circuit.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 24, 2009
From: FUJITSU LIMITED
To: TOSHIBA STORAGE DEVICE CORPORATION
Reel/Frame 023565/0179 →
Priority Claims (2)
JP 2002-011018 · Jan 21, 2002 · national
JP 2002-095505 · Mar 29, 2002 · national
Continuity (2)
Division 1027348500 · Oct 18, 2002
Related Publication 20060181797A1 · Aug 17, 2006