IP Library Granted Patent US 7,480,748
Granted Patent B2
US 7,480,748 · App. 11/391,590 · Granted Jan 20, 2009

Printed circuit board (PCB) having a plurality of integrated circuits (ICS) interconnected through routing pins in one central integrated circuit

Assignee: Samsung Electronics Co., Ltd
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,480,748
App. No.
11/391,590
Granted
Jan 20, 2009
Kind
B2
Abstract

An IC assembly having a routing structure mounted on a PCB of an electronic apparatus includes a central IC mounted on a central portion of the PCB; and a plurality of peripheral ICs disposed adjacent to the central IC on the PCB, wherein each of the peripheral ICs is electrically connected to the central IC through at least one routing path formed there between. The IC assembly can reduce the size and thickness of the PCB.

Claims (8)

1. A Printed Circuit Board (PCB) having a plurality of Integrated Circuits (ICs) comprising:

a central IC having a plurality of routing pins, the routing pins intended to be electrical connections between the plurality of ICs; and

a plurality of peripheral ICs disposed adjacent to the central IC, wherein each of the peripheral ICs is electrically interconnected through the routing pins in the central IC.

2. The PCB of claim 1 , wherein the peripheral ICs are disposed at locations which can be easily changed around the central IC.

3. The PCB of claim 1 , wherein the central IC extends in a longitudinal direction of the PCB and the peripheral ICs disposed round the central IC are routed to each other through the central IC.

4. The PCB of claim 1 , wherein at least one power/reference clock is located adjacent to the central IC and connected to the peripheral ICs through the central IC.

5. The PCB of claim 1 , wherein the central IC includes lines for passage of power and clock signals.

6. The PCB of claim 1 , wherein the peripheral ICs are disposed around the central IC in a plurality of ways.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 29, 2006
From: SIM, DAE-HYUN; LEE, KANG-HOON; LEE, CHEONG-SUN
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 017747/0401 →
Priority Claims (1)
KR 10-2005-0038864 · May 10, 2005 · national
Continuity (1)
Related Publication 20070005843A1 · Jan 4, 2007