IP Library Granted Patent US 7,706,434
Granted Patent B1
US 7,706,434 · App. 11/405,346 · Granted Apr 27, 2010

Method and apparatus for cancelling interference in a communication system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,706,434
App. No.
11/405,346
Granted
Apr 27, 2010
Kind
B1
Abstract

Methods and systems for cancelling interference in an analog communication signal are provided. The method includes receiving an analog communication signal including interference caused by a deterministic interference source, generating a digital interference signal corresponding to the interference caused by the deterministic interference source, converting the digital interference signal into a corresponding analog interference signal, and subtracting the analog interference signal from the analog communication signal.

Claims (39)

1. A transceiver comprising:

a receiver to receive an analog communication signal including interference caused by a deterministic interference source;

a digital compensation circuit to generate a digital interference signal corresponding to the interference caused by the deterministic interference source;

a digital-to-analog converter (DAC) to convert the digital interference signal into a corresponding analog interference signal;

a subtractor to subtract the analog interference signal from the analog communication signal;

an analog filter to filter the analog communication signal having the analog interference signal subtracted therefrom; and

an analog-to-digital converter (ADC) to sample the filtered analog communication signal having the analog interference signal subtracted therefrom, and generate a digital communication signal having substantially no interference contained therein,

wherein the analog-to-digital converter comprises n interleaved analog-to-digital converters (ADCs), wherein at least one of the n interleaved analog-to-digital converters (ADCs) has M+k bits of resolution and the other ones of the n interleaved analog-to-digital converters (ADCs) have M bits of resolution, where n, M and k are positive integer numbers.

2. The transceiver of claim 1 , wherein the deterministic interference source comprises one or more of echo, near-end crosstalk (NEXT), or far-end crosstalk (FEXT).

3. The transceiver of claim 1 , wherein the digital-to-analog converter (DAC) has at least N bits of resolution to achieve an accuracy of N bits in cancellation of the inference in the analog communication signal, where N is a positive integer.

4. The transceiver of claim 1 , wherein the analog filter has a frequency response characteristic to improve the dynamic range of the received communication signal.

5. The transceiver of claim 1 , wherein the analog filter is a continuous time filter or a finite impulse response (FIR) filter.

6. The transceiver of claim 1 , wherein the analog filter comprises four interleaved finite impulse response (FIR) filters.

7. The transceiver of claim 1 , wherein the digital compensation circuit generates a digital interference signal that corresponds only to deterministic interference substantially caused by echo.

8. A method for cancelling interference in an analog communication signal, the method comprising:

receiving an analog communication signal including interference caused by a deterministic interference source;

generating a digital interference signal corresponding to the interference caused by the deterministic interference source;

converting the digital interference signal into a corresponding analog interference signal;

subtracting the analog interference signal from the analog communication signal; and

filtering the analog communication signal having the analog interference signal subtracted therefrom;

sampling through an analog-to-digital converter (ADC) the filtered analog communication signal having the analog interference signal subtracted therefrom; and

generating a digital communication signal having substantially no interference contained therein,

wherein the analog-to-digital converter (ADC) comprises n interleaved analog-to-digital converters (ADCs), wherein at least one of the n interleaved analog-to-digital converters (ADCs) has M+k bits of resolution and the other ones of the n interleaved analog-to-digital converters (ADCs) have M bits resolution, where n, M and k are positive integer numbers.

9. The method of claim 8 , wherein the deterministic interference source comprises one or more of echo, near-end crosstalk (NEXT), or far-end crosstalk (FEXT).

10. The method of claim 8 , wherein converting the digital interference signal into a corresponding analog interference signal (DAC) is performed through a digital-to-analog converter (DAC) having at least N bits of resolution to achieve an accuracy of N bits in cancellation of the inference in the analog communication signal, where N is a positive integer.

11. The method of claim 8 , wherein filtering the analog communication signal is performed through an analog filter that is a continuous-time filter or a finite impulse response (FIR) filter.

12. The method of claim 11 , wherein the analog communication is received through a receiver, and the method further comprises digitally calibrating an output of an analog frontend of the receiver including performing voltage offset correction or gain adjustment of the output of the analog frontend to achieve a pre-determined target specification for the analog frontend.

13. The method of claim 12 , wherein digitally calibrating an analog frontend of the receiver includes comparing an output of the analog-to-digital converter (ADC) to that of a pre-determined reference source and reporting a difference between the output of the analog-to-digital converter (ADC) and the pre-determined reference source to control logic for performing the voltage offset correction or the gain adjustment of the analog frontend.

14. The method of claim 12 , wherein the analog front end of the receiver comprises a programmable gain amplifier.

15. The method of claim 11 , wherein the analog filter has a frequency response characteristic to improve the dynamic range of the received communication signal.

16. The method of claim 11 , wherein the analog filter comprises four interleaved finite impulse response (FIR) filters.

17. The method of claim 8 , wherein generating a digital interference signal corresponding to the interference caused by the deterministic interference source includes generating a digital interference signal that corresponds only to deterministic interferences substantially having a magnitude of the same order of the total received analog communication signal.

18. A method for cancelling interference in an analog communication signal, the method comprising:

receiving an analog communication signal including interference caused by a deterministic interference source, the deterministic interference source including one or more of echo, near-end crosstalk (NEXT), or far-end crosstalk (FEXT);

generating a digital interference signal that corresponds only to the interference substantially caused by deterministic interferences each having a magnitude of the same order of the total received analog communication signal;

converting the digital interference signal into a corresponding analog interference signal;

subtracting the analog interference signal from the analog communication signal to reduce the dynamic range of the analog communication signal;

sampling through an analog-to-digital converter (ADC) the analog communication signal having the analog interference signal subtracted therefrom to generate a corresponding digital communication signal having substantially no interference contained therein, wherein the analog-to-digital converter (ADC) comprises n interleaved analog-to-digital converters (ADCs), wherein at least one of the n interleaved analog-to-digital converters (ADCs) has M+k bits of resolution and the other ones of the n interleaved analog-to-digital converters (ADCs) have M bits resolution, where n, M and k are positive integer numbers; and

substantially cancelling any remaining interference caused by the deterministic source from the digital communication signal in the digital domain.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2020
From: CAVIUM INTERNATIONAL
To: MARVELL ASIA PTE, LTD.
Reel/Frame 053179/0320 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 17, 2020
From: AQUANTIA CORPORATION
To: CAVIUM INTERNATIONAL
Reel/Frame 051945/0520 →