IP Library Granted Patent US 7,382,014
Granted Patent B2
US 7,382,014 · App. 11/434,877 · Granted Jun 3, 2008

Semiconductor device with capacitor suppressing leak current

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,382,014
App. No.
11/434,877
Granted
Jun 3, 2008
Kind
B2
Abstract

A semiconductor device with a capacitor includes a lower electrode, a dielectric and an upper electrode on the dielectric layer. The dielectric layer including more than one polycrystalline tantalum oxide layer and more than one separation layer, wherein the polycrystalline tantalum oxide layers and the separation layers are alternately stacked, while one of the polycrystalline tantalum oxide layers is a lowermost layer among the stacked layers.

Claims (18)

1. A semiconductor device with a capacitor comprising:

a lower electrode;

a dielectric layer comprising more than one polycrystalline tantalum oxide layer and more than one separation layer, wherein the polycrystalline tantalum oxide layers and the separation layers are alternately stacked, while one of the polycrystalline tantalum oxide layers is a lowermost layer among the stacked layers; and

an upper electrode on the dielectric layer.

2. The semiconductor device according to claim 1 , wherein each of the polycrystalline tantalum oxide layers has a thickness in a range from 3.0 nm to 4.8 nm.

3. The semiconductor device according to claim 1 , wherein the separation layers is made of a material selected from a group consisting of aluminum oxide and hafnium oxide.

4. The semiconductor device according to claim 1 wherein:

the polycrystalline tantalum oxide layers have in total an equivalent oxide thickness less than 0.7 nm; and

the separation layers have in total an equivalent oxide thickness in a range from 1.1 nm to 1.3 nm.

5. The semiconductor device according to claim 1 further comprising an oxidation barrier layer arranged between the lower electrode and the dielectric layer.

6. The semiconductor device according to claim 5 , wherein the oxidation barrier layer is made of a material selected from a group consisting of tantalum nitride, aluminum nitride and hafnium nitride.

7. The semiconductor device according to claim 5 wherein:

the polycrystalline tantalum oxide layers have in total an equivalent oxide thickness less than 0.7 nm; and

the separation layers and the oxidation barrier layer have in total an equivalent oxide thickness in a range from 1.1 nm to 1.3 nm.

8. The semiconductor device according to claim 1 further comprising a conductive plug, wherein:

the conductive plug comprises a silicon layer, a ruthenium silicide layer on the silicon layer, a titanium nitride layer on the ruthenium silicide layer and a ruthenium layer on the titanium nitride layer; and

the lower electrode is made of ruthenium and is arranged on the titanium nitride layer.

9. The semiconductor device according to claim 8 , wherein the ruthenium layer has a thickness of 100 nm or more.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 4, 2018
From: RAMBUS INC.
To: HEFEI RELIANCE MEMORY LIMITED
Reel/Frame 045984/0845 →