IP Library Granted Patent US 7,638,825
Granted Patent B2
US 7,638,825 · App. 11/436,526 · Granted Dec 29, 2009

Imaging with gate controlled charge storage

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,638,825
App. No.
11/436,526
Granted
Dec 29, 2009
Kind
B2
Abstract

A pixel cell comprises a photo-conversion device for generating charge and a gate controlled charge storage region for storing photo-generated charge under control of a control gate. The charge storage region can be a single CCD stage having a buried channel to obtain efficient charge transfer and low charge loss. The charge storage region is adjacent to a gate of a transistor. The transistor gate is adjacent to the photo-conversion device and, in conjunction with the control gate, transfers photo-generated charge from the photo-conversion device to the charge storage region.

Claims (19)

1. A pixel cell comprising:

a photo-conversion device that generates charge;

a gate controlled charge storage region that stores the charge;

a first transistor having its gate between the photo-conversion device and the charge storage region for transferring charge from the photo-conversion device to the charge storage region; and

a control gate that controls the charge stored in the gate controlled charge storage region,

wherein the charge storage region comprises:

a doped region of a second conductivity type; and

a doped surface region of a first conductivity type over and in contact with the doped region of a second conductivity type, the control gate being over the doped surface region.

2. The pixel cell of claim 1 , wherein the charge storage region is part of a buried channel MOS capacitor.

3. The pixel cell of claim 1 , wherein the charge storage region is below a surface of the substrate.

4. The pixel cell of claim 1 , wherein the control gate comprises polysilicon doped with a first conductivity type dopant.

5. The pixel cell of claim 1 , wherein the first transistor is a shutter transistor for determining an integration time for the pixel cell.

6. The pixel cell of claim 1 , wherein the photo-conversion device is a pinned photodiode.

7. A pixel cell comprising:

a photo-conversion device that generates charge;

a gate controlled charge storage region that stores the charge, wherein the charge storage region comprises a doped region of a second conductivity type and a doped surface region of a first conductivity type over and in contact with the doped region of a second conductivity type;

a first transistor between the photo-conversion device and the charge storage region for transferring charge from the photo-conversion device to the charge storage region; and

a control gate that controls the charge stored in the gate controlled charge storage region, the control gate being located over the doped region.

8. The pixel cell of claim 7 , wherein the charge storage region is part of a buried channel metal oxide semiconductor (MOS) capacitor.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 6, 2016
From: MICRON TECHNOLOGY, INC.
To: APTINA IMAGING CORPORATION
Reel/Frame 040823/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 17, 2016
From: HONG, SUNGKWON C.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 040355/0571 →