IP Library Granted Patent US 9,154,421
Granted Patent B2
US 9,154,421 · App. 11/443,393 · Granted Oct 6, 2015

Network based data traffic detection and control

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,154,421
App. No.
11/443,393
Granted
Oct 6, 2015
Kind
B2
Abstract

A network-based apparatus for imposing a minimum transmit latency on data packets of a prescribed data type on a network includes at least one processor. The processor is operative: (i) to receive a data packet of the prescribed data type; (ii) to determine an elapsed time since an arrival of the received data packet at the apparatus; (iii) when the elapsed time is equal to or greater than the minimum transmit latency, to transmit the data packet; and (iv) when the elapsed time is less than the minimum transmit latency, to wait an amount of time at least equal to a difference between the elapsed time and the minimum transmit latency and then to transmit the data packet. The apparatus further includes memory coupled to the processor, the memory being configurable for storing data utilized by the processor.

Claims (32)

1. A network-based apparatus for imposing at least a prescribed minimum transit latency on data packets of a prescribed data type on a network, the apparatus comprising:

at least one processor operative: (i) to receive a data packet of the prescribed data type; (ii) to determine an elapsed time since an arrival of the received data packet at the apparatus; (iii) when the elapsed time is equal to or greater than the prescribed minimum transit latency, to transmit the data packet; and (iv) when the elapsed time is less than the prescribed minimum transit latency, to wait an amount of time at least equal to a difference between the elapsed time and the prescribed minimum transit latency and then to transmit the data packet, thereby ensuring that the data packet is transmitted with a latency greater than or equal to the prescribed minimum transmit latency;

memory coupled to the at least one processor, the memory being configurable for storing data utilized by the at least one processor; and

circuitry operative to receive a packet stream and to detect whether the packet stream comprises the data packets of the prescribed data type based on a traffic pattern analysis of the packet stream;

wherein the minimum transit latency is imposed only on a specified percentage of the data packets of the prescribed data type, said specified percentage of the data packets of the prescribed data type being less than all of the data packets of the prescribed data type.

2. The apparatus of claim 1 , wherein the at least one processor, in conjunction with the step of determining the elapsed time since arrival of the received data packet, is operative to determine an arrival time of the received data packet, the elapsed time being determined relative to the arrival time of the data packet.

3. The apparatus of claim 1 , wherein the at least one processor, in conjunction with the step of waiting an amount of time at least equal to the difference between the elapsed time and the prescribed minimum transit latency, is operative to store the received data packet at least until the elapsed time since the arrival of the data packet is equal to or greater than the minimum transit latency.

4. The apparatus of claim 1 , wherein the circuitry comprises:

a measurement circuit operative to receive the packet stream, to measure one or more traffic pattern characteristics of the packet stream in accordance with criteria supplied to the measurement circuit, and to generate an output indicative of respective values of the one or more measured traffic pattern characteristics; and

a comparator coupled to the measurement circuit, the comparator being operative to compare the output generated by the measurement circuit with corresponding expected values of the one or more measured traffic pattern characteristics associated with the prescribed data type, and to generate an output characterizing whether the packet stream comprises data packets of the prescribed data type as a function of whether the output generated by the measurement circuit substantially matches the corresponding expected values of the one or more measured traffic pattern characteristics associated with the prescribed data type.

5. The apparatus of claim 4 , wherein the criteria supplied to the measurement circuit is based at least in part on a statistical analysis of data traffic patterns of the prescribed data type.

6. The apparatus of claim 4 , wherein the criteria supplied to the measurement circuit comprises at least one of a distribution of packet sizes, inter-packet delay distribution, and bit rate.

7. The apparatus of claim 4 , wherein the measurement circuit is operative to measure at least one of a bit rate and a spatial distribution of the data packets in the packet stream.

8. The apparatus of claim 1 , wherein the prescribed data type comprises a Voice over Internet Protocol data type.

9. The apparatus of claim 1 , wherein the minimum transit latency imposed on the specified percentage of the data packets of the prescribed data type is greater than about 100 milliseconds.

10. An integrated circuit including at least one apparatus for imposing at least a prescribed minimum transit latency on data packets of a prescribed data type on a network, the at least one apparatus comprising:

at least one processor operative: (i) to receive a data packet of the prescribed data type; (ii) to determine an elapsed time since an arrival of the received data packet at the at least one apparatus; (iii) when the elapsed time is equal to or greater than the prescribed minimum transit latency, to transmit the data packet; and (iv) when the elapsed time is less than the prescribed minimum transit latency, to wait an amount of time at least equal to a difference between the elapsed time and the prescribed minimum transit latency and then to transmit the data packet, thereby ensuring that the data packet is transmitted with a latency greater than or equal to the prescribed minimum transmit latency;

memory coupled to the at least one processor, the memory being configurable for storing data utilized by the at least one processor; and

circuitry operative to receive a packet stream and to detect whether the packet stream comprises the data packets of the prescribed data type based on a traffic pattern analysis of the packet stream;

wherein the minimum transit latency is imposed only on a specified percentage of the data packets of the prescribed data type, said specified percentage of the data packets of the prescribed data type being less than all of the data packets of the prescribed data type.

11. The integrated circuit of claim 10 , wherein the at least one processor, in conjunction with the step of determining the elapsed time since arrival of the received data packet, is operative to determine an arrival time of the received data packet, the elapsed time being determined relative to the arrival time of the data packet.

12. The integrated circuit of claim 10 , wherein the at least one processor, in conjunction with the step of waiting an amount of time at least equal to the difference between the elapsed time and the prescribed minimum transit latency, is operative to store the received data packet at least until the elapsed time since the arrival of the data packet is equal to or greater than the minimum transit latency.

13. The integrated circuit of claim 10 , wherein the circuitry comprises:

a measurement circuit operative to receive a packet stream, to measure one or more traffic pattern characteristics of the packet stream in accordance with criteria supplied to the measurement circuit, and to generate an output indicative of respective values of the one or more measured traffic pattern characteristics; and

a comparator coupled to the measurement circuit, the comparator being operative to compare the output generated by the measurement circuit with corresponding expected values of the one or more measured traffic pattern characteristics associated with the prescribed data type, and to generate an output characterizing whether the packet stream comprises data packets of the prescribed data type as a function of whether the output generated by the measurement circuit substantially matches the corresponding expected values of the one or more measured traffic pattern characteristics associated with the prescribed data type.

14. The integrated circuit of claim 10 , wherein the criteria supplied to the measurement circuit is based at least in part on a statistical analysis of data traffic patterns of the prescribed data type.

15. The integrated circuit of claim 10 , wherein the criteria supplied to the measurement circuit comprises at least one of a distribution of packet sizes, inter-packet delay distribution, and bit rate.

16. A network-based system configurable for identifying Voice over Internet Protocol (VoIP) data packets from a packet stream including a plurality of data packets of potentially different data types, the system comprising:

a measurement circuit operative to receive a packet stream, to measure one or more traffic pattern characteristics of the packet stream in accordance with traffic pattern criteria supplied to the measurement circuit, and to generate an output indicative of respective values of the one or more measured traffic pattern characteristics;

a comparator coupled to the measurement circuit, the comparator being operative to compare the output generated by the measurement circuit with corresponding expected values of the one or more measured traffic pattern characteristics associated with VoIP data packets, and to generate an output characterizing whether the packet stream comprises VoIP data packets as a function of whether the output generated by the measurement circuit substantially matches the corresponding expected values of the one or more measured traffic pattern characteristics associated with VoIP data packets; and

at least one processor operative: (i) to receive a VoIP data packet from the data stream; (ii) to determine an elapsed time since an arrival of the received VoIP data packet at the system; (iii) when the elapsed time is equal to or greater than a prescribed minimum transit latency, to transmit the VoIP data packet; and (iv) when the elapsed time is less than the minimum transit latency, to wait an amount of time at least equal to a difference between the elapsed time and the minimum transit latency and then to transmit the VoIP data packet;

wherein the minimum transit latency is imposed only on a specified percentage of the VoIP data packets, said specified percentage of the VoIP data packets being less than all of the VoIP data packets.

Assignments (7)
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 24, 2015
From: LSI CORPORATION
To: INTEL CORPORATION
Reel/Frame 035090/0477 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS AT REEL/FRAME NO. 32856/0031 Recorded Nov 18, 2014
From: DEUTSCHE BANK AG NEW YORK BRANCH
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 034286/0872 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 14, 2014
From: AGERE SYSTEMS LLC
To: LSI CORPORATION
Reel/Frame 034245/0655 →
CERTIFICATE OF CONVERSION Recorded Oct 19, 2014
From: AGERE SYSTEMS INC.
To: AGERE SYSTEMS LLC
Reel/Frame 034014/0846 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 30, 2006
From: SONNIER, DAVID P.
To: AGERE SYSTEMS INC.
Reel/Frame 017945/0261 →