IP Library Granted Patent US 7,439,628
Granted Patent B2
US 7,439,628 · App. 11/474,420 · Granted Oct 21, 2008

Method for improved process latitude by elongated via integration

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,439,628
App. No.
11/474,420
Granted
Oct 21, 2008
Kind
B2
Abstract

Interconnect dual damascene structure are fabricated by depositing on a layer of at least one dielectric, a mask forming layer for providing the via-level mask layer of the dual damascene structures; creating an elongated via pattern in the via-level mask layer; depositing a layer of line-level dielectric and creating a line pattern through the layer of line-level dielectric, and transferring the line pattern through the projected intersection of the elongated via-level pattern and of the line-level pattern thereby generating an aligned dual damascene structure. A conductive liner layer is deposited in the dual damascene structure followed by filling the dual damascene structure with a conductive fill metal to form a set of metal lines. The metal and liner layers are planarized.

Claims (12)

1. An interconnect structure comprising an aligned dual damascene pattern of a line level pattern and an elongated via-level pattern;

a conductive liner layer and conductive fill metal in the aligned dual damascene pattern forming a set of metal lines;

and wherein the conductive liner layer and metal are coplanar with the top layer of the damascene pattern, and

wherein said elongated

via pattern is elongated in the orthogonal direction to said line level pattern; and

wherein said dual damascene structure is self aligned in said orthogonal direction.

2. The interconnect structure of claim 1 , which further comprises mask-forming layers that are hardmask materials.

3. The interconnect structure of claim 1 , wherein the elongated via pattern is elongated by at least 10% of the line-to-line spacing.

4. The interconnect structure of claim 1 , wherein the elongated via pattern is elongated by less than ½ the line-to-line spacing.

5. The interconnect structure of claim 1 , wherein the elongated via pattern is elongated from about 10% to less than ½ the line-to-line spacing.

6. The interconnect structure of claim 1 , wherein the conductive fill material comprises Cu or Ag alloy.

7. The interconnect structure of claim 1 , which further comprises a capping layer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 11, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: ELPIS TECHNOLOGIES INC.
Reel/Frame 052620/0961 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 13, 2010
From: OLYMPUS LIFE SCIENCE RESEARCH EUROPA GMBH
To: BECKMAN COULTER, INC.
Reel/Frame 023778/0153 →