IP Library Granted Patent US 7,439,573
Granted Patent B2
US 7,439,573 · App. 11/494,296 · Granted Oct 21, 2008

Semiconductor device including transistor with composite gate structure and transistor with single gate structure, and method for manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,439,573
App. No.
11/494,296
Granted
Oct 21, 2008
Kind
B2
Abstract

A semiconductor device comprises a first transistor having a composite gate structure containing a lamination of a first polycrystalline silicon film, an interlayer insulating film, and a second polycrystalline silicon film; and a second transistor having a single gate structure containing a lamination of a third polycrystalline silicon film and a fourth polycrystalline silicon film, wherein the first polycrystalline silicon film and the third polycrystalline silicon film have substantially the same thickness; the first polycrystalline silicon film and the third polycrystalline silicon film have different impurity concentrations controlled independently of each other; the second polycrystalline silicon film and the fourth polycrystalline silicon film have substantially the same thickness, and the second polycrystalline silicon film, the fourth polycrystalline silicon film, and the third polycrystalline silicon film have substantially the same impurity concentration. Also, a method for manufacturing the above-described. semiconductor device is described.

Claims (19)

1. A semiconductor device comprising:

a first transistor having a composite gate structure containing a lamination of a first polycrystalline silicon film, an interlayer insulating film, and a second polycrystalline silicon film; and

a second transistor having a single gate structure containing a lamination of a third polycrystalline silicon film and a fourth polycrystalline silicon film:

wherein said first polycrystalline silicon film and said third polycrystalline silicon film have substantially the same thickness, and said first polycrystalline silicon film and said third polycrystalline silicon film have different impurity concentrations independently controlled of each other; and

said second polycrystalline silicon film and said fourth polycrystalline silicon film have substantially the same thickness, and said second polycrystalline silicon film, said fourth polycrystalline silicon film, and also said third polycrystalline silicon film have substantially the same impurity concentration.

2. A semiconductor device as claimed in claim 1 , wherein the impurity concentration of said first polycrystalline silicon film is 1×10 18 to 1×10 19 atoms/cm 3 , and the impurity concentration of said third polycrystalline silicon film is 1×10 20 to 1×10 21 atoms/cm 3 .

3. A semiconductor device as claimed in claim 1 , wherein said interlayer insulating film is a multilayer insulating film containing a silicon nitride film.

4. A semiconductor device as claimed in claim 1 , wherein said first transistor is a nonvolatile semiconductor element, and said second transistor is an MOS transistor.

5. A semiconductor device as claimed in claim 1 , further comprising an insulating film formed just above said fourth polycrystalline silicon film of said second transistor, a contact hole formed to penetrate at least said insulating film and a wiring layer formed on said insulating film and electrically connected through said contact hole to said fourth polycrystalline silicon film.

6. A semiconductor device comprising:

a first transistor having a composite gate structure containing a lamination of a first polycrystalline silicon film, an interlayer insulating film, and a second polycrystalline silicon film;

a second transistor having a single gate structure containing a lamination of a third polycrystalline silicon film, an interlayer insulating film, and a fourth polycrystalline silicon film; and

an extension of a lamination of said third and fourth polycrystalline silicon films functioning as a wiring of said gate electrode of said second transistor;

wherein said first polycrystalline silicon film and said third polycrystalline silicon film have substantially the same thickness; and said first polycrystalline silicon film, and said third polycrystalline silicon film included in said extension of the lamination of said third and fourth polycrystalline silicon films have different impurity concentrations controlled independently of each other; and

said second polycrystalline silicon film and said fourth polycrystalline silicon film have substantially the same thickness; and the impurity concentration of said second polycrystalline silicon film is substantially equal to the impurity concentration of said third polycrystalline silicon film included in said extension of the lamination of said third and fourth polycrystalline silicon films.

7. A semiconductor device as-claimed in claim 6 , wherein the impurity concentration of said first polycrystalline silicon film is 1×10 18 to 1×10 19 atoms/cm 3 , and the impurity concentration of said third polycrystalline silicon film included in said extension of the lamination of said third and fourth polycrystalline silicon films is 1×10 20 to 1×10 21 atoms/cm 3 .

8. A semiconductor device as claimed in claim 6 , wherein said interlayer insulating film is a multilayer insulating film containing a silicon nitride film.

9. A semiconductor device as claimed in claim 6 , wherein said first transistor is a nonvolatile semiconductor element, and said second transistor is an MOS transistor.

10. A semiconductor device as claimed in claim 6 , further comprising an insulating film formed just above said fourth polycrystalline silicon film of said second transistor, a contact hole formed to penetrate at least said insulating film and a wiring layer formed on said insulating film and electrically connected through said contact hole to said fourth polycrystalline silicon film.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 17, 2020
From: INTELLECTUAL VENTURES I LLC
To: INTELLECTUAL VENTURES ASSETS 161 LLC
Reel/Frame 051945/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 5, 2020
From: INTELLECTUAL VENTURES ASSETS 161 LLC
To: HANGER SOLUTIONS, LLC
Reel/Frame 052159/0509 →
MERGER Recorded Dec 7, 2010
From: PEGRE SEMICONDUCTORS LLC
To: INTELLECTUAL VENTURES I LLC
Reel/Frame 025446/0042 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 21, 2008
From: NIPPON STEEL CORPORATION; NS SOLUTIONS CORPORATION
To: PEGRE SEMICONDUCTORS LLC
Reel/Frame 020679/0422 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 21, 2008
From: HAZAMA, KATSUKI
To: NIPPON STEEL CORPORATION
Reel/Frame 020679/0443 →