IP Library Granted Patent US 7,253,515
Granted Patent B2
US 7,253,515 · App. 11/495,737 · Granted Aug 7, 2007

Semiconductor package featuring metal lid member

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,253,515
App. No.
11/495,737
Granted
Aug 7, 2007
Kind
B2
Abstract

In a semiconductor package, a semiconductor chip is mounted on a wiring board or package board. A lid member defines a recess for accommodating the semiconductor chip, and is mounted on the package board so that the semiconductor chip is accommodated in the recess of the lid member. A first adhesive layer is formed on the package board so that a peripheral portion of the lid member is adhered on the package board with the first adhesive layer. A second adhesive layer is formed on the semiconductor chip so that a central portion of the lid member is adhered to the semiconductor chip with the second adhesive layer. The following relationship is established: 25 μm≦ h−d≦300 μm where: “d” is a depth of the recess of the lid member; and “h” is a sum of a thickness of the semiconductor chip and a thickness of the second adhesive layer.

Claims (36)

1. A semiconductor package comprising:

a package board;

a semiconductor chip mounted on said package board;

a lid member defining a recess for accommodating said semiconductor chip and mounted on said package board so that said semiconductor chip is accommodated in the recess of said lid member;

a first adhesive layer formed on said package board so that a peripheral portion of said lid member is adhered on said package board with said first adhesive layer; and

a second adhesive layer formed on said semiconductor chip so that a central portion of said lid member is adhered to said semiconductor chip with said second adhesive layer,

wherein the following relationship is established:

25μm≦ h−d≦ 300 μm

where: “d” is a depth of the recess of said lid member; and “h” is a sum of a thickness of said semiconductor chip and a thickness of said second adhesive layer.

2. The semiconductor package as set forth in claim 1 , wherein said first adhesive layer is made of a resin-based adhesive which exhibits an elasticity coefficient falling within a range from 1 MPa to 3 GPa.

3. The semiconductor package as set forth in claim 1 , wherein said first adhesive layer is made of a resin-based adhesive which exhibits an elasticity coefficient falling within a range from 1 MPa to 3 GPa in a temperature range from 0 to 125° C.

4. The semiconductor package as set forth in claim 1 , wherein said semiconductor chip is formed as a flip-chip type semiconductor chip having a plurality of metal bumps bonded on a top surface thereof, the mounting of said flip-chip type semiconductor chip being carried out such that the metal bumps are bonded on said package board so as to establish electrical connection therebetween.

5. The semiconductor package as set forth in claim 4 , further comprising a resin seal structure formed to seal said metal bumps between said package board and said flip-chip type semiconductor chip.

6. The semiconductor package as set forth in claim 1 , wherein said lid member is formed as a shaped copper plate by a draw forming process.

7. The semiconductor package as set forth in claim 1 , wherein the peripheral portion of said lid member includes a skirt portion suspended from a peripheral edge of said central portion, and a flange portion extending from said skirt portion.

8. The semiconductor package as set forth in claim 7 , wherein the peripheral portion of said lid member further includes a rim portion projecting from an outer peripheral edge of said flange portion.

9. The semiconductor package as set forth in claim 1 , wherein the peripheral portion of said lid member is formed as a thickened flange portion suspended from a peripheral edge of said central portion.

10. The semiconductor package as set forth in claim 1 , wherein said first adhesive layer is made of a resin-based adhesive selected from the group consisting of a silicone-based adhesive, and an epoxy-based adhesive.

11. The semiconductor package as set forth in claim 1 , wherein said second adhesive layer is made of a resin-based adhesive selected from the group consisting of a silicone-based adhesive, and an epoxy-based adhesive.

12. The semiconductor package as set forth in claim 1 , wherein said second adhesive layer is made of a silver paste.

13. A semiconductor package comprising:

a package board;

a semiconductor chip mounted on said package board;

a molded resin enveloper sealing and encapsulating said semiconductor chip;

a lid member defining a recess for accommodating said molded resin enveloper and mounted on said package board so that said molded resin enveloper is accommodated in the recess of said lid member;

a first adhesive layer formed on said package board so that a peripheral portion of said lid member is adhered on said package board with said first adhesive layer; and

a second adhesive layer formed on said molded resin enveloper so that a central portion of said lid member is adhered to said molded resin enveloper with said second adhesive layer,

wherein the following relationship is established:

25μm≦ h−d ≦300 μm

Herein: “d” is a depth of the recess of said lid member; and “h” is a sum of a thickness of said molded resin enveloper and a thickness of said second adhesive layer.

14. The semiconductor package as set forth in claim 13 , wherein said first adhesive layer is made of a resin-based adhesive which exhibits an elasticity coefficient falling within a range from 1 MPa to 3 GPa.

15. The semiconductor package as set forth in claim 13 , wherein said first adhesive layer is made of a resin-based adhesive which exhibits an elasticity coefficient falling within a range from 1 MPa to 3 GPa in a temperature range from 0 to 125° C.

16. The semiconductor package as set forth in claim 13 , wherein said lid member is formed as a shaped copper plate by a draw forming process.

17. The semiconductor package as set forth in claim 13 , wherein the peripheral portion of said lid member includes a skirt portion suspended from a peripheral edge of said central portion, and a flange portion extending from said skirt portion.

18. The semiconductor package as set forth in claim 17 , wherein the peripheral portion of said lid member further includes a rim portion projecting from an outer peripheral edge of said flange portion.

19. The semiconductor package as set forth in claim 13 , wherein the peripheral portion of said lid member is formed as a thickened flange portion suspended from a peripheral edge of said central portion.

Assignments (2)
CHANGE OF NAME Recorded Nov 4, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025311/0842 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 31, 2006
From: HORIE, MASANAO; KARIYAZAKI, SHUUICHI
To: NEC ELECTRONICS CORPORATION
Reel/Frame 018112/0758 →