IP Library Granted Patent US 7,266,712
Granted Patent B2
US 7,266,712 · App. 11/521,649 · Granted Sep 4, 2007

Method, system, and apparatus for dynamically configuring the operating point utilized for thermal management of an integrated circuit

Assignee: Intel Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,266,712
App. No.
11/521,649
Granted
Sep 4, 2007
Kind
B2
Abstract

Methods and circuits to define a thermal operating mode for a integrated device by defining an operating voltage and a frequency range.

Claims (30)

1. A method for selecting a bus ratio for a reduced power operating mode of an integrated device comprising:

receiving a bus frequency that is supported by the integrated device;

selecting one of a plurality of offset values based at least in part on the bus frequency;

defining the bus ratio for the reduced power operating mode based at least in part on a startup bus ratio and the offset value; and

operating the integrated device at the defined bus ratio in response to a need to reduce power consumption unless the defined bus ratio is less than a predetermined bus ratio.

2. The method of claim 1 wherein the predetermined bus ratio is a minimum bus ratio that is supported by the integrated device.

3. The method of claim 1 wherein the plurality of offset values is calculated based on a projected power estimate and are coded in logic of the integrated device.

4. The method of claim 1 wherein the bus ratio is defined by subtracting the selected offset value from the startup bus ratio.

5. The method of claim 4 wherein the integrated device is a processor.

6. The method of claim 1 further comprising choosing an alternate reduced power operating mode if the defined bus ratio is less than the predetermined bus ratio.

7. A method for defining a reduced power operating mode for an integrated device comprising:

testing the integrated device to determine an operating voltage for the reduced power operating mode;

storing the reduced power operating voltage within a plurality of fuses;

receiving a bus frequency that is supported by the integrated device;

selecting one of a plurality of offset values based at least in part on the bus frequency;

defining a bus ratio for the reduced power operating mode based at least in part on a startup bus ratio and the offset value; and

operating the integrated device at the bus ratio in response to a desire to reduce power consumption unless the defined bus ratio is less than a predetermined bus ratio.

8. The method of claim 7 wherein the predetermined bus ratio is a minimum bus ratio that is supported by the integrated device.

9. The method of claim 8 further comprising choosing a different reduced power operating mode if the defined reduced power operating mode bus ratio is less than the predetermined minimum bus ratio.

10. The method of claim 9 wherein the integrated device is a processor.

11. The method of claim 7 wherein the plurality of offset values is calculated based on a projected power estimate and are coded in logic of the integrated device.

12. The method of claim 7 wherein the bus ratio is defined by subtracting the selected offset value from the startup bus ratio.

13. A circuit to determine a bus ratio for a reduced power operating mode of an integrated device comprising:

a multiplexer to receive a plurality of offset values and a bus frequency that is supported by the integrated device and to forward one of the offset values based at least in part on the bus frequency;

a logic to define the reduced power bus ratio as a startup bus ratio minus the selected offset value; and

to operate the integrated device at the bus ratio unless the bus ratio is less than a predetermined bus ratio.

14. The circuit of claim 13 wherein the predetermined bus ratio is a minimum bus ratio that is supported by the integrated device.

15. The circuit of claim 13 wherein the plurality of offset values is calculated based on a projected power estimate and are coded into a register transfer level (RTL).

16. The circuit of claim 15 wherein the integrated device is a processor.

17. The circuit of claim 13 further comprises to utilize a different reduced power operating mode if the defined bus ratio is less than the predetermined bus ratio.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 14, 2014
From: INTEL CORPORATION
To: SONY CORPORATION OF AMERICA
Reel/Frame 032893/0199 →
Continuity (2)
Division 1069646900 · Oct 28, 2003
Related Publication 20070011477A1 · Jan 11, 2007